

128K x 36, 256K x 18, 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs IDT71V3557S IDT71V3559S IDT71V3557SA IDT71V3559SA

Features

- 128K x 36, 256K x 18 memory configurations
- Supports high performance system speed 100 MHz (7.5 ns Clock-to-Data Access)
- ZBTTM Feature No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- 4-word burst capability (Interleaved or linear)
- ◆ Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- ◆ 3.3V power supply (±5%), 3.3V (±5%) I/O Supply (VDDQ)
- Optional Boundary Scan JTAG Interface (IEEE 1149.1 complaint)
- Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)

Description

The IDT71V3557/59 are 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAMs organized as 128K x 36/256K x 18. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus they have been given the name ZBT $^{\text{TM}}$, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and on the next clock cycle the associated data cycle occurs, be

it read or write.

The IDT71V3557/59 contain address, data-in and control signal registers. The outputs are flow-through (no output data register). Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable ($\overline{\text{CEN}}$) pin allows operation of the IDT71V3557/59 to be suspended as long as necessary. All synchronous inputs are ignored when ($\overline{\text{CEN}}$) is high and the internal device registers will hold their previous values.

There are three chip enable pins $(\overline{CE}_1, CE_2, \overline{CE}_2)$ that allow the user to deselect the device when desired. If anyone of these three is not asserted when ADV/\overline{LD} is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state one cycle after chip is deselected or a write is initiated.

The IDT71V3557/59 have an on-chip burst counter. In the burst mode, the IDT71V3557/59 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the \overline{LBO} input pin. The \overline{LBO} pin selects between linear and interleaved burst sequence. The ADV/ \overline{LD} signal is used to load a new external address (ADV/ \overline{LD} = LOW) or increment the internal burst counter (ADV/ \overline{LD} = HIGH).

The IDT71V3557/59 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

Pin Description Summary

	,		
A0-A17	Address Inputs	Input	Synchronous
Œ1, CE2, ŒE2	Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
\overline{BW}_1 , \overline{BW}_2 , \overline{BW}_3 , \overline{BW}_4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	Synchronous
TDI	Test Data Input	Input	Synchronous
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	Synchronous
TRST	JTAG Reset (Optional)	Input	Asynchronous
ZZ	Sleep Mode	Input	Synchronous
VO0-I/O31, I/OP1-I/OP4	Data Input / Output	VO	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

5282 tbl 01

FEBRUARY 2009

© 2019 Renesas Electronics Corporation

Pin Definitions (1)


Symbol	Pin Function	I/O	Active	Description
A0-A17	Address Inputs	l	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/\overline{LD} low, \overline{CEN} low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	ADV/ $\overline{\text{LD}}$ is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/ $\overline{\text{LD}}$ is low with the chip deselected, any burst in progress is terminated. When ADV/ $\overline{\text{LD}}$ is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/ $\overline{\text{LD}}$ is sampled high.
R/W	Read / Write	I	N/A	R/\overline{W} signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place one clock cycle later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When $R\overline{W}$ and ADV/\overline{LD} are sampled low) the appropriate byte write signal (\overline{BW}) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when $R\overline{W}$ is sampled high. The appropriate byte(s) of data are written into the device one cycle later. \overline{BW} 1- \overline{BW} 4 can all be tied low if always doing write to the entire 36-bit word.
<u>CE</u> 1, <u>CE</u> 2	Chip Enables	I	LOW	Synchronous active low chip enable. $\overline{\mathbb{CE}}$ 1 and $\overline{\mathbb{CE}}$ 2 are used with CE2 to enable the IDT71V3557/59. ($\overline{\mathbb{CE}}$ 1 or $\overline{\mathbb{CE}}$ 2 sampled high or CE2 sampled low) and ADV/ $\overline{\mathbb{LD}}$ 1 low at the rising edge of clock, initiates a deselect cycle. The ZBT [™] has a one cycle deselect, i.e., the data bus will tri-state one clock cycle after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to enable the chip. CE2 has inverted polarity but otherwise identical to $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$.
CLK	Clock	I	N/A	This is the clock input to the IDT71V3557/59. Except for $\overline{\text{OE}}$, all timing references for the device are made with respect to the rising edge of CLK.
1/O0-1/O31 1/OP1-1/OP4	Data Input/Output	I/O	N/A	Data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
IBO	Linear Burst Order	I	LOW	Burst order selection input. When \overline{LBO} is high the Interleaved burst sequence is selected. When \overline{LBO} is low the Linear burst sequence is selected. \overline{LBO} is a static input, and it must not change during device operation.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. \overline{OE} must be low to read data from the 71V3557/59. When \overline{OE} is HIGH the I/O pins are in a high-impedance state. \overline{OE} does not need to be actively controlled for read and write cycles. In normal operation, \overline{OE} can be tied low.
TMS	Test Mode Select	Ì	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test Data Output	0	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	I	LOW	Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup.
77	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V3557/3559 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown.
VDD	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	3.3V I/O Supply.
Vss	Ground	N/A	N/A	Ground.

5282 tbl 02


NOTE:

 $1. \ \ \text{All synchronous inputs must meet specified setup and hold times with respect to CLK}.$

Functional Block Diagram — 128K x 36



Functional Block Diagram — 256K x 18



Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	٧
VDDQ	I/O Supply Voltage	3.135	3.3	3.465	٧
Vss	Ground	0	0	0	٧
VIH	Input High Voltage - Inputs	2.0	_	VDD + 0.3	V
VIH	Input High Voltage - I/O	2.0	_	VDDQ + 0.3 ⁽²⁾	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	V

NOTES:


- 1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.
- 2. ViH (max.) = +6.0V for pulse width less than tcyc/2, once per cycle.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature ⁽¹⁾	Vss	V DD	V DDQ
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

NOTES:

1. Ta is the "instant on" case temperature.




5282 tbl 05

NOTES:

- Pins 14, 64, and 66 do not have to be connected directly to Vss as long as the input voltage is ≤ VIL.
- 2. Pin 16 does not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 3. Pins 83 and 84 are reserved for future 8M and 16M respectively.
- 4. Pin 64 supports ZZ (sleep mode) for the latest die revisions.

Pin Configuration — 256K x 18



Top View 100 TQFP

NOTES:

- 1. Pins 14, 64, and 66 do not have to be connected directly to Vss as long as the input voltage is \leq Vil.
- Pin 16 does not have to be connected directly to VDD as long as the input voltage is > VIH.
- 3. Pins 83 and 84 are reserved for future 8M and 16M respectively.
- 4. Pin 64 supports ZZ (sleep mode) for the latest die revisions.

Absolute Maximum Ratinas (1)

Symbol	Rating	Commercial & Industrial Values	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD} +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
Ta ⁽⁷⁾	Commercial Operating Temperature	-0 to +70	°C
	Industrial Operating Temperature	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	2.0	W
Іоит	DC Output Current	50	mA

NOTES:

5282 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. Ta is the "instant on" case temperature.

100 TQFP Capacitance⁽¹⁾

 $(TA = +25^{\circ}C, F = 1.0MHZ)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
CI/O	I/O Capacitance	Vout = 3dV	7	pF

5202 HJ 0

119 BGA Capacitance⁽¹⁾

 $(TA = +25^{\circ}C, F = 1.0MHZ)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5282 tbl 07a

119 BGA Capacitance⁽¹⁾

 $(TA = +25^{\circ}C, F = 1.0MHZ)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	TBD	pF
CI/O	I/O Capacitance	Vout = 3dV	TBD	pF

NOTE

1. This parameter is guaranteed by device characterization, but not production tested

Pin Configuration — 128K x 36, 119 BGA

_	1	2	3	4	5	6	7
Α	O VDDQ	O A6	O A4	O NC	O A8	O A ₁₆	O VDDQ
В	O NC	O CE2	O A3	O ADV/LD	O A9	O CE2	O NC
С	O NC	O A7	O A2 O	O VDD	O A12	O A15	O NC
D	O I/O16	O I/OP3	Vss	O NC	VSS	O I/OP2	O I/O15
Е	O I/O17 O	O I/O18 O	O Vss O	O CE1 O	VSS	O I/O13 O	O I/O14
F	VDDQ O	I/O19	Vss O	0	VSS O VSS O	I/O12 O	O VDDQ
G	1/O20	I/O21 O	BW₃ O	NC O	BW ₂	I/O11	I/O10
н	1/022	I/O23	VSS	R/W	BW2 O VSS O	I/ O 9	1/08
J	VDDQ O	VDD O	V _{DD(2)}	VDD O	VSS(1)	VDD O	VDDQ
K	I/O24 O	I/O26	Vss O	CLK	Vss O	I/O6 O	I/O7
L	I/O25 O	I/O27 O	BW ₄	O NC O	DIA	1/O4	I/O5 O
М	VDDQ O	I/O28 O I/O30	Vss	CEN O	VSS VSS	I/O3 O	VDDQ
N	I/O29 O	0	Vss O	A ₁	O	I/O2 O	I/O1 O
Р	I/O31	I/OP4 O	Vss O	A ₀	Vss O	I/OP1	I/O0 O
R	NC O	A5 O	LBO O	VDD O	VSS(1)	A13 O	NC O NC/ZZ ⁽⁵⁾
Т	NC O	NC O	A10 O NC/TDI ⁽³⁾	A11 O	A14 O	NC O	0
U	VDDQ	NC/TMS ⁽³⁾	NC/TDI ⁽³⁾	NC/TCK ⁽³⁾	NC/TDO(3)	NC/TRST(3,4)	VDDQ

Top View

5282 drw 13a

Pin Configuration - 256K x 18, 119 BGA

_	1	2	3	4	5	6	7
A	O VDDQ	O A6	O A4	O NG	O A8	O A16	O VDDQ
В	O NC O	A6 O CE2 O	О А3 О	ADV/LD	O A9 O	O CE2	O _{NC} O
С	000	A7 O	A2 O	O VDD O	A13	O A17 O	000
D	1/08	NC O	Vss	NC O	VSS	I/OP1	NC O
Е	NC O VDDQ	1/09	Vss O Vss O Vss	ČĒ1	VSS O	NC O	I/O7
F	0	NC 1/010	VSS O	OE O	VSS O	I/O6 O	VDDQ O
G	NC O	I/O10 O	BW ₂	NC O	VSS O VSS O VSS O VSS O VSS(1)	NC O	I/O5 O NC
H	I/O11 O VDDQ	NC O VDD	VSS O VDD(2)	R/W O VDD O	VSS(1)	I/O4 O VDD O	O VDDQ
ĸ	O NC	O I/O12	O Vss	O CLK	O VSS	O NC	O I/O3
L	O I/O13	NC O	O VSS O	O NC	()	0 I/02 0	O NC
М	VDDQ	I/O14	VSS O	O CEN	BW1 O VSS O VSS	O NC	VDDQ
N	O I/O15 O	NC O	Vss O	O A1 O	Vss	NC O I/O1	O NC O
Р	NC C	I/OP2	VSS	A0 O	VSS	NC O	1/00
R	NC O	A5 O	LBO O	VDD O	VSS(1)	A12	NC
Т	NC O	A10	A15	NC	A14	A11	NC/ZZ ⁽⁵⁾
υL	VDDQ	NC/TMS ⁽³⁾	NC/TDI(3)	NC/TCK ⁽³⁾	NC/TDO(3)	NC/TRS	T ^(3,4) VDDQ

Top View

5282 drw 13b

NOTES:

- 1. R5 and J5 do not have to be directly connected to Vss as long as the input voltage is \leq VIL.
- 2. J3 does not have to be directly connected directly to VDD as long as the input voltage is ≥ VIH.
- 3. G4 and A4 are reserved for future 8M and 16M respectively.
- 4. These pins are NC for the "S" version and the JTAG signal listed for the "SA" version.
- 5. TRST is offered as an optional JTAG reset if requested in the application. If not needed, can be left floating and will internally be pulled to VDD.
- 6. Pin T7 supports ZZ (sleep mode) for the latest die revisions.

Pin Configuration — 128K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC	A 7	CE ₁	B ₩3	BW ₂	Œ2	CEN	ADV/LD	NC	A 8	NC
В	NC	A6	CE2	BW4	BW ₁	CLK	R/W	ŌĒ	NC	A 9	NC
С	I/OP3	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP2
D	I /O17	VO16	VDDQ	VDD	Vss	Vss	Vss	Vdd	VDDQ	I/O15	I/O14
Е	I /O19	VO18	VDDQ	VDD	Vss	Vss	Vss	Vdd	VDDQ	I/O13	I/O12
F	I/O21	VO20	VDDQ	VDD	Vss	Vss	Vss	Vdd	VDDQ	I /O11	I/O10
G	I/O23	VO22	VDDQ	VDD	Vss	Vss	Vss	Vdd	VDDQ	I /O9	I/O8
Н	Vss ⁽¹⁾	$VDD^{(2)}$	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	NC/ZZ ⁽⁵⁾
J	I/O25	VO24	VDDQ	VDD	Vss	Vss	Vss	Vdd	VDDQ	V O7	I/O6
K	I/O27	VO26	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O 5	I /O4
L	I/O29	VO28	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I /O3	I/O2
М	I/O31	VO30	VDDQ	VDD	Vss	Vss	Vss	Vdd	VDDQ	V O1	I/O0
N	I/OP4	NC	VDDQ	Vss	NC/TRST(3,4)	NC	Vss ⁽¹⁾	Vss	VDDQ	NC	VOP1
Р	NC	NC	A 5	A 2	NC/TDI ⁽³⁾	A 1	NC/TDO(3)	A 10	A 13	A14	NC
R	<u>LBO</u>	NC	A4	A 3	NC/TMS ⁽³⁾	A0	NC/TCK(3)	A 11	A 12	A 15	A 16

5282 tbl 25

Pin Configuration - 256K x 18, 165 fBGA

100	1	2	3	4	5	6	7	8	9	10	11
Α	NC	A 7	CE ₁	BW₂	NC	CE2	CEN	ADV/LD	NC	A8	A10
В	NC	A6	CE2	NC	BW ₁	CLK	R/W	ŌĒ	NC	A9	NC
С	NC	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	VOP1
D	NC	VO8	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	l/O7
Ε	NC	VO9	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O6
F	NC	I/O10	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O 5
G	NC	I/O11	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O4
Н	Vss ⁽¹⁾	VDD ⁽²⁾	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	NC/ZZ ⁽⁵⁾
J	V O12	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I /O3	NC
K	V O13	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	VO2	NC
L	V O14	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	V O1	NC
М	V O15	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	VO ₀	NC
N	VOP2	NC	VDDQ	Vss	NC/TRST ^(3,4)	NC	Vss ⁽¹⁾	Vss	VDDQ	NC	NC
Р	NC	NC	A 5	A 2	NC/TDI ⁽³⁾	A 1	NC/TDO(3)	A 11	A14	A 15	NC
R	LBO	NC	A4	A 3	NC/TMS ⁽³⁾	A0	NC/TCK(3)	A 12	A 13	A16	A 17

5282 tbl 25a

NOTES

- 1. H1 and N7 do not have to be directly connected to Vss as long as the input voltage is \leq Vil.
- 2. H2 does not have to be directly connected directly to VDD as long as the input voltage is \geq VIH.
- 3. A9, B9, B11, A1, R2, and P2 are reserved for future 9M, 18M, 36M, 72M, 144M, and 288M respectively.
- 4. These pins are NC for the "S" version and the JTAG signal listed for the "SA" version.
- 5. TRST is offered as an optional JTAG reset if requested in the application. If not needed, can be left floating and will internally be pulled to VDD.
- 6. Pin H11 supports ZZ (sleep mode) for the latest die revisions.

Synchronous Truth Table (1)

CEN	R/W	<u>CE₁′</u> <u>CE</u> 2 ⁽⁵⁾	ADV/LD	B₩x	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (One cycle later)
L	L	L	L	Valid	External	X	LOAD WRITE	D ₍₂₎
L	Н	L	L	Χ	External	X	LOAD READ	O ₍₁₎
L	Х	X	Н	Valid	Internal	Load Write / Burst Write	BURST WRITE (Advance burst counter) ⁽²⁾	D ⁽⁷⁾
L	Х	Х	Н	X	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) ⁽²⁾	O _(i,)
L	Χ	Н	L	Χ	Х	X	DESELECT or STOP ⁽³⁾	HIZ
L	Х	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HIZ
Н	Χ	Х	Χ	Χ	Х	X	SUSPEND ⁽⁴⁾	Previous Value

5282 tbl 08

NOTES

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. When ADV/\overline{\text{LD}} signal is sampled high, the internal burst counter is incremented. The R\overline{\text{W}} signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R\overline{\text{W}} signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state one cycle after deselect is initiated.
- 4. When CEN is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
- 5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$ on these chip enable pins. The chip is deselected if any one of the chip enables is false.
- 6. Device Outputs are ensured to be in High-Z during device power-up.
- 7. Q data read from the device, D data written to the device.

Partial Truth Table for Writes (1)

OPERATION	R/W	BW ₁	BW ₂	BW ₃ ⁽³⁾	BW ₄ ⁽³⁾
READ	Н	Х	Х	Х	Х
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP1) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (I/O[8:15], I/OP2) ⁽²⁾	L	Н	L	Н	Н
WRITE BYTE 3 (I/O[16:23], I/OP3) ^(2,3)	L	Н	Н	L	Н
WRITE BYTE 4 (I/O[24:31], I/OP4) ^(2,3)	L	Н	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

5282 tbl 09

NOTES:

- 1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
- 2. Multiple bytes may be selected during the same cycle.
- 3. N/A for x18 configuration.

Interleaved Burst Sequence Table (**LBO**=VDD)

	Sequ	ence 1	Sequ	ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

5282 tbl 10

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting

Linear Burst Sequence Table (**LBO**=Vss)

	Sequ	ence 1	Sequ	ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

5282 tbl 11

Functional Timing Diagram (1)

CYCLE	n+29	n+30	n+31	n+32	n+33	n+34	n+35	n+36	n+37	
CLOCK				<u> </u>	<u> </u>			A	•	
ADDRESS (2) (A0 - A16)	A29	A30	A31	A32	A33	A34	A35	A36	A37	
$\frac{\text{CONTROL}^{(2)}}{(\text{R/W}, \text{ADV/LD}, \overline{\text{BW}}\text{x})}$	C29	C30	C31	C32	C33	C34	C35	C36	C37	
DATA (2) I/O [0:31], I/O P[1:4]	D/Q28	D/Q29	D/Q30	D/Q31	D/Q32	D/Q33	D/Q34	D/Q35	D/Q36	

5282 drw 03

NOTES:

- 1. This assumes $\overline{\text{CEN}}$, $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$ and $\overline{\text{CE}}_2$ are all true.
- 2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles (2)

Cycle	Address	R/W	ADV/LD	C E₁ ⁽¹⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Х	D1	Load read
n+1	Х	Χ	Н	Χ	L	Х	L	Q0	Burst read
n+2	A 1	Н	L	L	L	Х	L	Q0+1	Load read
n+3	X	Χ	L	Н	L	Χ	L	Q1	Deselect or STOP
n+4	X	Х	Н	Χ	L	Х	Х	Z	NOOP
n+5	A 2	Н	L	L	L	Х	Х	Z	Load read
n+6	X	Χ	Н	Х	L	Х	L	Q 2	Burst read
n+7	X	Χ	L	Н	L	Х	L	Q2+1	Deselect or STOP
n+8	Аз	L	L	L	L	L	Х	Z	Load write
n+9	X	Х	Н	Х	L	L	Х	D3	Burst write
n+10	A4	L	L	L	L	L	Х	D3+1	Load write
n+11	Х	Х	L	Н	L	Х	Х	D4	Deselect or STOP
n+12	Х	Χ	Н	Χ	L	Χ	Χ	Z	NOOP
n+13	A 5	L	L	L	L		Х	Z	Load write
n+14	A 6	Н	L	L	L	Х	Х	D ₅	Load read
n+15	A 7	L	L	L	L	اــ	L	Q6	Load write
n+16	X	Χ	Н	Χ	L	L	Х	D 7	Burst write
n+17	A 8	Н	L	L	L	Х	Х	D7+1	Load read
n+18	Х	Χ	Н	Χ	L	Х	L	Q8	Burst read
n+19	A 9	L	L	L	L	L	L	Q8+1	Load write

NOTES

1. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. CE_2 timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

2. H = High; L = Low; X = Don't Care; Z = High Impedence.

Read Operation (1)

Cycle	Address	R/₩	ADV/LD	C E₁ ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Χ	Х	Address and Control meet setup
n+1	Х	Χ	Х	Χ	Χ	Χ	L	Q ₀	Contents of Address Ao Read Out

NOTES 5282 bl 13

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Burst Read Operation (1)

Cycle	Address	R/W	ADV/LD	ՇĒ ₁ ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup
n+1	Х	Χ	Н	Χ	L	Χ	L	Q ₀	Address Ao Read Out, Inc. Count
n+2	Х	Χ	Н	Χ	L	Χ	L	Q0+1	Address A ₀₊₁ Read Out, Inc. Count
n+3	Х	Х	Н	Х	L	Х	L	Q0+2	Address A ₀₊₂ Read Out, Inc. Count
n+4	Х	Х	Н	Х	L	Х	L	Q0+3	Address A ₀₊₃ Read Out, Load A ₁
n+5	A 1	Н	L	L	L	Χ	L	Q ₀	Address Ao Read Out, Inc. Count
n+6	Х	Χ	Н	Χ	L	Χ	L	Q1	Address A1 Read Out, Inc. Count
n+7	A2	Н	Ĺ	L	L	Х	L	Q1+1	Address A1+1 Read Out, Load A2

NOTES: 5282 tbl 14

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Write Operation (1)

Cycle	Address	R/W	ADV/LD	Œ ₁ (2)	CEN	B₩x	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Χ	Χ	Address and Control meet setup
n+1	Х	Χ	Х	Χ	L	Х	Χ	D ₀	Write to Address Ao

NOTES: 5282 tbl 15

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Burst Write Operation (1)

Cycle	Address	R/W	ADV/LD	C E₁ ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Χ	Χ	Address and Control meet setup
n+1	Х	Χ	Н	Χ	L	L	Χ	D ₀	Address Ao Write, Inc. Count
n+2	Х	Х	Н	Х	L	L	Х	D0+1	Address A ₀₊₁ Write, Inc. Count
n+3	X	Х	Н	Х	L	L	Х	D0+2	Address A ₀₊₂ Write, Inc. Count
n+4	X	Χ	Н	Х	L	L	Х	D0+3	Address A ₀₊₃ Write, Load A ₁
n+5	A 1	L	L	L	L	L	Х	Do	Address Ao Write, Inc. Count
n+6	X	Χ	Н	Χ	L	L	Х	D1	Address A ₁ Write, Inc. Count
n+7	A 2	L	L	L	L	L	Х	D1+1	Address A ₁₊₁ Write, Load A ₂

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. \overline{CE}_2 timing transition is identical to \overline{CE}_1 signal. \overline{CE}_2 timing transition is identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals.

Read Operation with Clock Enable Used (1)

Cycle	Address	R/W	ADV/LD	CE ₁ (2)	CEN	₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Χ	Χ	AddressAo and Control meet setup
n+1	Х	Χ	Х	Χ	Н	Χ	Χ	Χ	Clock n+1 Ignored
n+2	A 1	Н	L	L	L	Χ	L	Q ₀	Address Ao Read out, Load A1
n+3	Х	Х	Х	Χ	Н	Χ	L	Q ₀	Clock Ignored. Data Q₀ is on the bus.
n+4	Х	Χ	Х	Х	Н	Х	L	Q ₀	Clock Ignored. Data Q₀ is on the bus.
n+5	A 2	Н	L	L	L	Χ	L	Q1	Address A ₁ Read out, Load A ₂
n+6	Аз	Н	L	L	L	Х	L	Q 2	Address A ₂ Read out, Load A ₃
n+7	A4	Н	L	L	L	Χ	L	Q 3	Address A ₃ Read out, Load A ₄

NOTES:

5282 tbl 17

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Write Operation with Clock Enable Used (1)

Cycle	Address	R/W	ADV/LD	C E₁ ⁽²⁾	CEN	₩x	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Χ	Х	Address Ao and Control meet setup.
n+1	Х	Χ	Х	Χ	Н	Χ	Χ	Х	Clock n+1 Ignored.
n+2	A 1	L	L	L	L	L	Χ	Do	Write data Do, Load A1.
n+3	Х	Х	Х	Χ	Н	Х	Х	Х	Clock Ignored.
n+4	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+5	A 2	L	L	L	L	L	Х	D1	Write Data D1, Load A2
n+6	Аз	L	L	L	L	L	Χ	D2	Write Data D2, Load A3
n+7	A 4	L	L	L	L	L	Χ	D3	Write Data D ₃ , Load A ₄

NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Read Operation with Chip Enable Used (1)

Cycle	Address	R/W	ADV/LD	CE ₁ (2)	CEN	B₩x	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Χ	L	Н	L	Χ	Χ	?	Deselected.
n+1	Х	Χ	L	Н	L	Χ	Χ	Z	Deselected.
n+2	A ₀	Н	L	L	L	Х	Х	Z	Address Ao and Control meet setup.
n+3	Х	Х	L	Н	L	Χ	L	Q ₀	Address Ao read out, Deselected.
n+4	A 1	Н	L	L	L	Х	Х	Z	Address A ₁ and Control meet setup.
n+5	Х	Х	L	Н	L	Х	L	Q1	Address A ₁ read out, Deselected.
n+6	Х	Χ	L	Н	L	Χ	Χ	Z	Deselected.
n+7	A2	Н	L	L	L	Х	Х	Z	Address A2 and Control meet setup.
n+8	Х	Х	L	Н	L	Х	L	Q2	Address A ₂ read out, Deselected.
n+9	Х	Χ	L	Н	L	Χ	Χ	Z	Deselected.

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.2. \overline{CE}_2 timing transition is identical to \overline{CE}_1 signal. CE_2 timing transition is identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals.
- 3. Device outputs are ensured to be in High-Z during device power-up.

Write Operation with Chip Enable Used (1)

Cycle	Address	R/W	ADV/LD	<u>CE</u> ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+1	X	Χ	L	Н	L	Х	Х	Z	Deselected.
n+2	A 0	L	L	L	L	L	Х	Z	Address Ao and Control meet setup
n+3	Х	Χ	L	Н	L	Χ	Χ	D ₀	Data Do Write In, Deselected.
n+4	A 1	L	L	L	L	L	Х	Z	Address A ₁ and Control meet setup
n+5	Х	Χ	L	Н	L	Χ	Х	D1	Data D1 Write In, Deselected.
n+6	Х	Χ	L	Н	L	Χ	Х	Z	Deselected.
n+7	A 2	L	L	L	L	L	Х	Z	Address A2 and Control meet setup
n+8	Х	Χ	L	Н	L	Χ	Х	D2	Data D ₂ Write In, Deselected.
n+9	Х	Χ	L	Н	L	Χ	Χ	Z	Deselected.

NOTES:

5282 tbl 20

5282 tbl 19

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = L$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V +/-5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
LI	Input Leakage Current	$V_{DD} = Max., V_{IN} = 0V \text{ to } V_{DD}$	_	5	μΑ
ILI	LBO, JTAG and ZZ Input Leakage Current ⁽¹⁾	VDD = Max., VIN = 0V to VDD	1	30	μΑ
ILO	Output Leakage Current	Vout = 0V to Vcc	ı	5	μΑ
Vol	Output Low Voltage	IoL = +8mA, VDD = Min.	-	0.4	V
Vон	Output High Voltage	Iон = -8mA, V _{DD} = Min.	2.4	_	V

5282 tbl 21

NOTE

1. The LBO, JTAG and ZZ pins will be internally pulled to Vpb and ZZ will be internally pulled to Vss if it is not actively driven in the application.

DC Electrical Characterics Over the Operating

Temperature and Supply Voltage Range (1) (VDD = 3.3V +/-5%)

			7.5ns	8ns		8.5		
Symbol	Parameter	Test Conditions	Com'l Only	Com'l	Ind	Com'l	Ind	Unit
ldd	Operating Power Supply Current	Device Selected, Outputs Open, ADV/ \overline{LD} = X, VDD = Max., VN \geq VH or \leq VIL, f = fMax ⁽²⁾	275	250	260	225	235	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max., \ V_{IN} \geq V_{HD} \ or \leq V_{LD}, \\ f = 0^{(2,3)}$	40	40	45	40	45	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $ \begin{array}{ll} \text{Device Deselected, Outputs Open,} \\ \text{Vdd} &= \text{Max., Vin} \geq \text{Vhd or} \leq \text{VLd,} \\ \text{f} &= \text{fimax}^{(2,3)} \end{array} $	105	100	110	95	105	mA
ISB3	ldle Power Supply Current	$\label{eq:decomposition} \begin{split} & \underline{\text{Device Selected, Outputs Open,}} \\ & \underline{\text{CEN}} \geq \text{ViH, Vdd} = \text{Max.,} \\ & \text{Vin} \geq \text{VHD or} \leq \text{VLd, } f = \text{fmax}^{(2,3)} \end{split}$	40	40	45	40	45	mA

NOTES: 5282 tbl 22

- 1. All values are maximum guaranteed values.
- 2. At f = fMax, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ 0.2V, VLD = 0.2V. For other inputs VHD = VDD 0.2V, VLD = 0.2V.




Figure 2. Lumped Capacitive Load, Typical Derating

AC Test Conditions (VDDQ = 3.3V)

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figure 1

AC Electrical Characteristics


(VDD = 3.3V +/-5%, Commercial and Industrial Temperature Ranges)

		7.5	ns ⁽⁵⁾	81	ns	8.9	5ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tovo	Clock Cycle Time	10	_	10.5	l _	11	<u> </u>	l nc
tcyc	•							ns
tch ⁽¹⁾	Clock High Pulse Width	2.5		2.7		3.0		ns
tcL ⁽¹⁾	Clock Low Pulse Width	2.5		2.7		3.0	—	ns
Output Par	ameters		1					_
tcd	Clock High to Valid Data		7.5		8	_	8.5	ns
tcoc	Clock High to Data Change	2		2		2		ns
tc_z(2,3,4)	Clock High to Output Active	3		3		3		ns
tchz ^(2,3,4)	Clock High to Data High-Z	_	5		5	_	5	ns
toe	Output Enable Access Time	_	5		5		5	ns
tolz ^(2,3)	Output Enable Low to Data Active	0		0	_	0	_	ns
tohz ^(2,3)	Output Enable High to Data High-Z		5		5	—	5	ns
Set Up Tim	nes	•	•	•	•		•	
tse	Clock Enable Setup Time	2.0		2.0		2.0		ns
tsa	Address Setup Time	2.0		2.0		2.0	_	ns
tsd	Data In Setup Time	2.0		2.0	_	2.0	_	ns
tsw	Read/Write (R/W) Setup Time	2.0		2.0	_	2.0	_	ns
tsadv	Advance/Load (ADV/LD) Setup Time	2.0		2.0		2.0	_	ns
tsc	Chip Enable/Select Setup Time	2.0		2.0		2.0	_	ns
tsb	Byte Write Enable (BWx) Setup Time	2.0		2.0		2.0	_	ns
Hold Times	3							
the	Clock Enable Hold Time	0.5		0.5		0.5	_	ns
tha	Address Hold Time	0.5		0.5		0.5	_	ns
thd	Data In Hold Time	0.5		0.5		0.5	_	ns
thw	Read/Write (R/W) Hold Time	0.5		0.5		0.5	_	ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5		0.5		0.5	_	ns
thc	Chip Enable/Select Hold Time	0.5		0.5		0.5	_	ns
tнв	Byte Write Enable (BWx) Hold Time	0.5		0.5		0.5	_	ns

NOTES:

- 1. Measured as HIGH above 0.6Vppq and LOW below 0.4Vppq.
- 2. Transition is measured ±200mV from steady-state.
- 3. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- 4. To avoid bus contention, the output buffers are designed such that tcHz (device turn-off) is about 1ns faster than tcLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tcLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tcHz, which is a Max. parameter (worse case at 70 deg. C, 3.135V).
- 5. Commercial temperature range only.


Timing Waveform of Read Cycle (1,2,3,4)



- Q(A1) represents the first output from the external address A1. Q(A2) represents the first output data in the burst sequence
 of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
 CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.

 R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM


Timing Waveform of Write Cycles (1,2,3,4,5)



- 1. D(A1) represents the first input to the external address A1. D(A2) represents the first input to the external address A2: D(A2:1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
 - CE2 timing transitions are identical but inverted to the $\overline{\mathbb{C}}$ E and $\overline{\mathbb{C}}$ Es signals. For example, when $\overline{\mathbb{C}}$ E1 and $\overline{\mathbb{C}}$ E2 are LOW on this waveform, $\overline{\mathbb{C}}$ E2 is HIGH.
- Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.


 RWis don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RWisignal when new address and control are loaded into the SRAM.
- Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RM signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

Timing Waveform of Combined Read and Write Cycles (1,2,3)



- Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
 CE2 timing transitions are identical but inverted to the \(\overline{\textit{CE}}\) and \(\overline{\textit{CE}}\) initiated when \(\overline{\textit{R/W}}\) signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.


Timing Waveform of **CEN** Operation (1,2,3,4)



- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.


 2. CE2 timing transitions are identical but inverted to the \(\overline{\text{CE}}\) and \(\overline{\text{CE}}\) are LOW on this waveform, CE2 is HIGH.
- CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propogating into the SRAM. The part will behave as if the L-H clock transition did not occur. All
- Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in one cycle before internal registers in the SRAM will retain their previous state. the actual data is presented to the SRAM.

Timing Waveform of **CS** Operation (1,2,3,4)



- 1. Q (A1) represents the first output from the external address A1. D (A3) represents the input data to the SRAM corresponding to address A3 etc.
- 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
 3. When either one of the Chip enables (CE1, CE2, CE2) is sampled inactive at the rising clock edge, a deselect cycle is initiated. The data-bus fri-states one cycle after the initiation of the deselect cycle. This allows for any pending data transfers (reads or writes) to be completed.
- Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. Awrite cycle is initiated when R/W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

JTAG Interface Specification (SA Version only)



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS and TRST.
- 2. Device outputs = All device outputs except TDO.
- 3. During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.

JTAG AC Electrical Characteristics^(1,2,3,4)

Symbol	Parameter	Min.	Max.	Units
ticyc	JTAG Clock Input Period	100	_	ns
исн	JTAG Clock HIGH	40		ns
ticr	JTAG Clock Low	40	_	ns
tır	JTAG Clock Rise Time		5 ⁽¹⁾	ns
tır	JTAG Clock Fall Time		5 ⁽¹⁾	ns
URST	JTAG Reset	50	_	ns
tursr	JTAG Reset Recovery	50	_	ns
tico	JTAG Data Output		20	ns
tido	JTAG Data Output Hold	0		ns
tus	JTAG Setup	25	_	ns
tлн	JTAG Hold	25		ns

15282 tbl 01

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

15282 tbl 03

NOTE:

 The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

NOTES:

- 1. Guaranteed by design.
- 2. AC Test Load (Fig. 1) on external output signals.
- 3. Refer to AC Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

JTAG Identification Register Definitions (SA Version only)

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x209, 0x20B	Defines IDT part number 71V3557and 71V3559, respectively.
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

15282 tbl 02

Available JTAG Instructions


Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED		0100
RESERVED	Several combinations are reserved. Do not use codes other than those	0101
RESERVED	identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED		1001
RESERVED	Come so shows	1010
RESERVED	Same as above.	1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111


15282 tbl 04

NOTES:


- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.


100-Pin Thin Quad Plastic Flatpack (TQFP) Package Diagram Outline







119 Ball Grid Array (BGA) Package Diagram Outline






165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline






Timing Waveform of **OE** Operation (1)



NOTE:

1. A read operation is assumed to be in progress.

Ordering Information



^{*}Commercial temperature range only.

⁵²⁸² drw 12

^{**} JTAG (SA version) is not available with 100-pin TQFP package

Datasheet Document History

6/30/99		Updated to new format
8/23/99	Pg. 5, 6	Added Pin 64 to Note 1 and changed Pins 38, 42, and 43 to DNU
	Pg. 7	Changed U2-U6 to DNU
	Pg. 15	Improved tch, tcl; revised tclz
	Pg. 21	Added BGA package diagrams
	Pg. 23	Added Datasheet Document History
12/31/99	Pg. 5, 14, 15, 22	Added Industrial Temperature range offerings
05/02/00	Pg. 5,6	Insert clarification note to Recommended Operating Temperature and Absolute Max ratings
		tables
	Pg. 5,6,7	Clarify note on TQFP and BGA pin configurations; corrected typo in pinout
	Pg. 6	Add BGA capacitance table
	Pg. 21	Add TQFP Package Diagram Outline
05/26/00		Add new package offering 13 x 15mm 165 fBGA
	Pg. 23	Correct 119 BGA Package Diagram Outline
07/26/00	Pg. 5-8	Add ZZ sleep mode reference note to TQFP, BG119 and BQ165
	Pg. 8	Update BQ165 pinout
	Pg. 23	Update BG119 pinout package diagram dimensions
10/25/00		Remove preliminary status
	Pg. 8	Add reference note to pin N5 on BQ165 pinout, reserved for JTAG TRST
05/20/02	Pg. 1-8,15,22,23,27	Added JTAG "SA" version functionality and updated ZZ pin descriptions and notes.
10/15/04	Pg. 7	Updated pin configuration for the 119 BGA - reordered I/O signals on P6, P7 (128K x 36)
		and P7, N6, L6, K7, H6, G7, F6, E7, D6 (256K x 18).
12/07/05	Pg. 27	Added "Restricted hazardous substance device" to ordering information.
02/20/09	Pg. 27	Removed "IDT" from orderable parts number.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.