Application Note Lock-in Amplifier

AN-CM-335

Abstract

This application note illustrates how to use the SLG47004 to implement synchronous detection and lock-in amplification of a sensor signal. The design provides the ability to change the integration time and gain of the lock-in amplifier.

The application note comes complete with design files which can be found in the References section.



Contents

| Ab | stract | | 1 | | |
|--------------------------|--------------|------------------------|---|--|--|
| Со | ntent | S | 2 | | |
| Fig | jures. | | 2 | | |
| Tal | bles | | 3 | | |
| 1 | Term | is and Definitions | 3 | | |
| 2 | References | | | | |
| 3 | Introduction | | | | |
| 4 Principle of Operation | | | | | |
| | 4.1 | Circuit Realization | 6 | | |
| | 4.2 | Simulation Results 1 | 6 | | |
| | 4.3 | Experimental Results 1 | 8 | | |
| 5 | Conclusion | | | | |
| Re | visior | 1 History | 6 | | |

Figures

| Figure 1: Typical Application of a Lock-in Amplifier | 4 |
|---|-----|
| Figure 2: Principle of Operation of the Lock-in Amplifier | 5 |
| Figure 3: Circuit Realization of the Lock-in Amplifier and (b) Pressure Sensor with the Amplifying | |
| Stages | 8 |
| Figure 4: Lock-in Amplifier circuit in GreenPAK Designer | 9 |
| Figure 5: OPAMP Settings | 10 |
| Figure 6: Digital Rheostat Settings | 10 |
| Figure 7: CNT1/DLY1 and CNT3/DLY3 Settings | 11 |
| Figure 8: CNT2/DLY2 and CNT4/DLY4 Settings | 12 |
| Figure 9: 2-bit LUT2/DFF/LATCH2 Settings | 13 |
| Figure 10: 2-bit LUT3/PGEN Settings | 13 |
| Figure 11: OSC0 Settings | 14 |
| Figure 12: SWITCH Settings | 15 |
| Figure 13: 2-bit LUTs/DFFs/LATCH Settings | 15 |
| Figure 14: ACMP0L Settings | 16 |
| Figure 15: VREF0 Settings | 16 |
| Figure 16: Simulation Results from the Outputs of Both Operational Amplifiers | 17 |
| Figure 17: Time Diagrams of the Corresponding Signals Targeting the Bandwidth Settings | 17 |
| Figure 18: Time Diagrams of the Corresponding Signals Targeting the Gain Settings | 18 |
| Figure 19: Oscilloscope Time Diagrams of the Corresponding Lock-in Amplifier Signals | 19 |
| Figure 20: Oscilloscope Time Diagrams of the Corresponding Lock-in Amplifier Signals with | |
| Increased Gain | 19 |
| Figure 21: Power Spectral Density (PSD) of the Measured Output Noise Signal | 20 |
| Figure 22: Pressure Sensor with the Interfering Signal (INT) | 21 |
| Figure 23: Oscilloscope Time Diagrams of the Corresponding Lock-in Amplifier Signals with the | |
| Active Interfering Sgnal (INT) | 22 |
| Figure 24: Oscilloscope Time Diagrams of the Lock-in Amplifier Signals with Active Interfering Sign | nal |
| (INT) and with Measured Power Spectral Density of the Output Signal (OUT) | 24 |

Application Note

Revision 1.0



Lock-in Amplifier

Tables

| le 1: Pin Settings9 |
|---------------------|
|---------------------|

1 Terms and Definitions

| DC | Direct Current |
|---------|--|
| LIA | Lock-In Amplifier |
| IBS | Impedance Bridge Sensor |
| REF | Reference Signal |
| SIG | Sensor Signal |
| SG | Signal Generator |
| A | Amplifier |
| OA | Operational Amplifier |
| SW | Switch |
| AC | Alternating Current |
| BS | Bandwidth Set |
| GS | Gain Set |
| LUT | Look Up Table |
| CNT | Counter |
| DLY | Delay |
| RH | Rheostat |
| MTP NVM | Multiple-Time Programmable Non-Volatile Memory |

2 References

For related documents and software, please visit:

https://www.dialog-semiconductor.com/products/greenpak/analog-greenpaks

Download our free GreenPAK Designer software [1] to open the [2].gp files and view the proposed circuit design. Use the GreenPAK development tools [3] to freeze the design into your own customized IC in a matter of minutes. Find out more in a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the GreenPAK IC.

- [1] GreenPAK Designer Software, Software Download and User Guide
- [2] AN-CM-335 Lock-in Amplifier.gp, GreenPAK Design File
- [3] GreenPAK Development Tools, GreenPAK Development Tools Webpage
- [4] GreenPAK Application Notes, GreenPAK Application Notes Webpage
- [5] SLG47004, Datasheet
- [6] SLG88103, Datasheet
- [7] Richard Wolfson, The lock-in amplifier A student experiment, American Journal of Physics, American Association of Physics Teachers, 1991.
- [8] Paulina M. Maya-Hernández, Luis C. Álvarez-Simón, María Teresa Sanz-Pascual, and Belén Calvo-López, An Integrated Low-Power Lock-In Amplifier and Its Application to Gas Detection, Sensors, MDPI, 2014.

| Application Note | Revision 1.0 | 02-May-2022 |
|------------------|--------------|-------------|
| | | |



3 Introduction

The lock-in amplifier is capable of extracting excessively low signals in the presence of relatively high noise. In recent years there has been increased interest in portable or embedded lock-in amplifiers for instrumentation and sensing purposes.

The fundamental approach of lock-in amplifiers is to make the physical value to be measured periodic. By shifting the DC signal in this way to a known frequency, one can avoid high levels of low-frequency flicker noise. Due to the unique phase-sensitive detection of the lock-in amplifier, the output voltage signal will provide very precise information about the measured physical value even if a high level of noise is present.

Lock-in amplifiers have wide use in applications where low level signals are corrupted by high noise. With a low voltage, low power measurement system that can be easily battery powered, the field of application can be broader yet.

A typical application of the lock-in amplifier is presented in Figure 1, where the lock-in amplifier (LIA) is used to demodulate the signal obtained from an impedance bridge sensor (IBS). The reference source (REF) is usually a reference periodic signal that can be obtained from the signal generator (SG) or some other periodic signal source. This REF source also powers the sensor. The signal source (SIG) is an output from the sensor and it has the same frequency as the REF source. It is typically obtained at the output of the sensor amplifier (A).



Figure 1: Typical Application of a Lock-in Amplifier

Based on the two synchronized signals (REF and SIG) the lock-in amplifier generates a slowly varying output signal (OUT) that corresponds to the measured value of some physical parameter, such as temperature, whereas all other interfering signals are significantly suppressed.

4 **Principle of Operation**

The lock-in amplifier presented herein is composed of a demodulator circuit that, with the help of an operational amplifier, two switches, and several passive components, changes the amplifier gain between +1 and -1 during one period of the reference signal (REF). This is presented in Figure 2. When the REF signal is larger than its time averaged value the amplifier gain is +1, and when the REF signal is smaller the amplifier gain is -1. The demodulated signal is fed into the circuit that performs low-pass filtration and amplification. In this way, one obtains a voltage signal at the lock-in amplifier output that is proportional to the sensor signal amplitude. Moreover, with the help of two rheostats and additional components, one can adjust the filter bandwidth and gain.



Figure 2: Principle of Operation of the Lock-in Amplifier

In order to demodulate the sensor signal (SIG), one must multiply this signal with the reference signal (REF). This is typically performed with the help of an analog voltage multiplier circuit. If an analog voltage multiplier isn't available, one can perform the multiplication by switching the sign of the amplifier gain synchronously with the reference signal.

For that purpose, one must provide two digital signals S1 and S2 at the output of the comparator C as presented in Figure 2. When the reference signal is larger than its time averaged value, S1 = 1 and S2 = 0. In the opposite case, when REF is smaller than its time averaged value, S1 = 0 and S2 = 1. These two digital signals further drive the switches SW1 and SW2. The capacitor CR1 = 100 nF and the resistor RR1 = 100 k Ω are chosen to simply suppress the DC value of the reference signal.

The amplifier gain switching is performed with the help of the operational amplifier OA1, two switches SW1 and SW2, and several passive components. When switch SW1 is closed (S1 = 1) and switch SW2 is open (S2 = 0), the amplifier gain is +1, i.e. the voltage signal at the output of the operational amplifier OA1 is equal to the AC part of the input sensor signal (SIG). In the opposite case, when switch SW1 is open (S1 = 0) and switch SW2 is closed (S2 = 1), the amplifier gain is -RS2/RS1 = -1, i.e. the voltage signal at the output of the operational amplifier OA1 is equal to the input of the operational amplifier OA1 is equal to the inverted AC part of the input sensor signal (SIG). The capacitor CS = 100 nF filters the sensor signal's DC part, whereas the capacitor CS2 = 10 pF provides amplifier stabilization.

The resistor RL = 100 k Ω has the same value as the resistor RS1 = 100 k Ω in order to load the capacitor CS with the same load during both half-cycles of the reference signal (REF) and thus to provide undisturbed current flow. In order to provide maximum swing of the output voltage, a reference voltage of VR = VDD/2 = 1.65 V, i.e. one half of the power supply voltage (VDD = 3.3 V), is provided to the non-inverting input of the operational amplifier OA1. In this case, one has the maximum overall swing of 3.3 V for both cases when the sensor signal (SIG) is in phase with the reference signal or it is inverted with respect to the reference signal.

The output of the operational amplifier OA1 is a rectified replica of the sensor signal (SIG). This signal must be further filtered in order to obtain a slowly varying counterpart of the measured physical value (such as temperature). The filtration is performed with a low-pass filter realized with the help of the second operational amplifier OA2 and several passive components. The second order low-pass filter has a well-known Sallen–Key topology, for which bandwidth and gain can be adjusted with the help of two rheostats RR1 = 100 k Ω and RR2 = 100 k Ω , respectively. All passive components are chosen such that the gain can be set in a range between 1 and 11, and the bandwidth between approximately 1 Hz and 10 Hz.

The filter gain is given by K = 1 + RR2/RG,

| Application Note | Revision 1.0 | 02-May-2022 |
|------------------|--------------|-------------|
| | | |

RENESAS

Lock-in Amplifier

where

- \circ RR2 = 0 100 k Ω
- and RG = 10 k Ω .

The gain is between 1 and 11, providing an order of magnitude of gain change.

The filter bandwidth is given by

 $B \approx 1/(2\pi((RF1+RR1)RF2CF1CF2)1/2)$

where

RF1 = 1 kΩ,

- RR1 = 0 100 kΩ,
- RF2 = 100 kΩ,
- CF1 = 10 μF, and
- CF2 = 100 nF.

The bandwidth is between 1.6 Hz and 16 Hz, providing an order of magnitude of bandwidth change.

The quality factor (Q-factor) is given by

Q = ((RF1+RR1)RF2CF1CF2)1/2/((RF1+RR1+RF2)CF1+(RF1+RR1)CF2(1-K)),

which should be positive in order to provide a stable response. This is fulfilled for (RF1+RR1+RF2)CF1+(RF1+RR1)CF2(1-K) > 0

or

K < 1+(RF1+RR1+RF2)CF1/((RF1+RR1)CF2),

which in the worst case scenario for

RR1 = 100 k Ω gives K < 200,

which is fulfilled even for the maximum filter gain of 16.

Finally, the capacitor CR2 = 100 pF is employed for amplifier stabilization.

4.1 Circuit Realization

This lock-in amplifier was realized with the help of the GreenPAK SLG47004 Programmable Mixed-Signal Matrix as presented in Figure 3(a). Besides the passive components described above, two push buttons have been employed (BS and GS) in order to set the bandwidth and gain of the lock-in amplifier. The circuit is realized in such a way that when each of the buttons is pushed, the internal rheostat value is set to the initial value. Then, depending on how long the button is pushed, the rheostat value is changed and set to the desired value. Resistors R_{BS1} = R_{GS1} = 10 k Ω and R_{BS2} = R_{GS2} = 100 k Ω and capacitors C_{BS} = C_{GS} = 100 nF were chosen to suppress the potential voltage pulses due to the switch bounce. Moreover, the pins I0 (pin 21) and IO1 (pin 15) are configured as digital inputs with a Schmitt trigger. Pin IO0 (pin 12) is connected via resistor R_B = 7.5 k Ω to ground in order to provide current sourcing from this pin, since the internal voltage reference V_R = V_{DD}/2 = 1.65 V is connected to this pin and it can only source the current. Capacitors C_{B1} = 10 µF and C_{B2} = 100 nF serve for the power supply filtration.

Finally, in order to generate the corresponding sensor signal (SIG) (in this case, for pressure measurement), the reference signal (REF) is brought via the capacitor $C_W = 1 \ \mu F$ for the potential DC signal blocking of the reference signal to the Wheatstone bridge. This is the integral part of the PA-9 pressure sensor (from KELLER AG für Druckmesstechnik, Switzerland) which is further composed of four pressure variable resistors $R_{P1} = R_{P2} = R_{P3} = R_{P4} = 3.5 \ k\Omega \pm 20\%$, as presented in Figure 3(b).

The amplification of the corresponding pressure sensor signal is performed with the help of the SILEGO SLG88103 Rail to Rail I/O 375 nA Dual OpAmp operational amplifiers and several passive

Application Note

02-May-2022



components. In order to set the amplifier common mode voltage to approximately one half of the power supply voltage, and thus to provide the maximum possible sensor dynamic range, the power supply voltage $+V_{DD} = +3.3$ V is brought via two resistors $R_{L1} = R_{L2} = 3.6$ k Ω to the inverting and the noninverting inputs of the first operational amplifier (OA1). Therefore, the values of the resistors R_{L1} and R_{L2} are as close as possible to the measurement bridge resistance $R_P = 3.5$ k Ω (R_{L1} , $R_{L2} \approx R_P$).

The first amplifying stage gain is set with the help of the resistor $R_A = 18 \text{ k}\Omega$ to the value equal to $G_1 = -(R_A/R_P)(1+R_{L2}/R_{L1}+R_{L2}/R_A) = -11.3$. The first stage gain was chosen to be approximately -10 in order to satisfy the bandwidth requirements of approximately 1 kHz, since the SLG88103 operational amplifier has low gain-bandwidth product (~ 10 kHz). In order to provide larger bandwidth amplification, one must use other operational amplifiers with larger gain-bandwidth products. Since the gain of the first amplifying stage is not sufficient for sensor signal amplification, the second amplification stage is realized with the second operational amplifier (OA2) and several passive components having a gain of $G_2 = -R_{A2}/R_{A1} = -10$. Capacitor $C_A = 1 \mu F$ serves for the potential DC signal blocking, since due to the sensor resistors mismatch, there will be a small DC signal at the output of the first amplifying stage. Resistors $R_{L3} = R_{L4} = 10 \text{ k}\Omega$ set the second stage amplifier common mode voltage at one half of the power supply voltage, thus providing the maximum possible dynamic range.







(b)

Figure 3: Circuit Realization of the Lock-in Amplifier and (b) Pressure Sensor with the Amplifying Stages

| pplication Note | Revision 1.0 | 02-May-2022 |
|-----------------|--------------|-------------|
| | | |



Lock-in Amplifier

The lock-in amplifier circuit was designed and tested with the help of GreenPAK Designer as presented in Figure 4. The action of the push buttons BS and GS are modeled with equivalent voltage sources, whereas the reference signal (REF) and the sensor signal (SIG) are modeled as sinusoidal signal generators. The corresponding pin settings are given in Table 1, and the corresponding macrocell settings are presented in Figure 5 to Figure 15.



Figure 4: Lock-in Amplifier circuit in GreenPAK Designer

Table 1: Pin Settings

| Properties | Pin 12, 16, 17, 18, 19, 20 | Pin 15, 21 |
|----------------|----------------------------|---------------------------------|
| I/O selection | Analog input/output | Digital input |
| Input mode | Analog input/output | Digital in with Schmitt trigger |
| Output mode | Analog input/output | None |
| Resistor | Floating | Floating |
| Resistor value | Floating | Floating |

Application Note

Revision 1.0



| OPAMPO | | | OPAMP1 | | |
|------------------------------|------------------|---|------------------------------|------------------|---|
| Mode: | OpAmp mode | • | Mode: | OpAmp mode | Ŧ |
| Bandwidth Selection: | 8 MHz | • | Bandwidth Selection: | 8 MHz | • |
| Charge Pump: | Enable CP | - | Charge Pump: | Enable CP | * |
| Supporting Blocks On/Off: | Follows OpAmp | • | Supporting Blocks On/Off: | Follows OpAmp | Ŧ |
| Vref connection: | Disconnected | • | Vref connection: | Disconnected | - |
| Vref: | VDDA * (32 / 64) | * | Vref: | VDDA * (32 / 64) | v |

Figure 5: OPAMP Settings

| Rheostat0 | Digita | Digital Rheostat1 | | |
|---------------------|--|---|--|--|
| None | Mode: | Rheostat - | | |
| Always On | Charge Pump Enable: | Always On 👻 | | |
| Auto selection | Charge Pump Clock: ⁽²⁾ | Auto selection | | |
| Disable | Auto-Trim: | Disable - | | |
| Up when HIGH | Active level for UP/DOWN: | Up when HIGH | | |
| 0 | Resistance (initial | 0 | | |
| (Range: 0 - 1023) | data): | (Range: 0 - 1023) | | |
| nections | Co | nnections | | |
| Ext. (From matrix) | UP/DOWN source: | Ext. (From matrix) | | |
| Ext. Clk. (From mat | Clock: | Ext. Clk. (From mat | | |
| | None Always On Auto selection Disable Up when HIGH 0 (Range: 0 - 1023) nections Ext. (From matrix) Ext. Clk. (From matrix) | None Mode: Always On Charge Pump Enable: Auto selection Charge Pump Clock: Disable Auto-Trim: Up when HIGH Auto-Trim: 0 Charge Pump Clock: 0 Resistance (initial data): 0 Control Ext. (From matrix) Clock: | | |

Figure 6: Digital Rheostat Settings

Revision 1.0



| 8-bit CN | T1/DLY1 (MF1) | 8-bit CNT3/DLY3 (MF3) | | |
|---------------------------|---|---------------------------|---|--|
| Multi-function mode: | CNT/DLY - | Multi-function mode: | CNT/DLY - | |
| Mode: | One shot 💌 | Mode: | One shot 💌 | |
| Counter data: | 2 | Counter data: | 2 | |
| Pulse width (typical): | (Range: 1 - 255) 1.46484 ms <u>Formula</u> | Pulse width (typical): | (Range: 1 - 255) 1.46484 ms <u>Formula</u> | |
| Edge select: | Rising 💌 | Edge select: | Rising - | |
| DLY IN init. value: | Initial 0 💌 | DLY IN init. value: | Initial 0 💌 | |
| Output polarity: | Non-inverted (OU) 💌 | Output polarity: | Non-inverted (OU' 🔻 | |
| Up signal sync.: | None | Up signal sync.: | None 🔻 | |
| Keep signal sync.: | None | Keep signal sync.: | None 👻 | |
| Mode signal sync.: | Bypass 🔻 | Mode signal sync.: | Bypass 👻 | |
| Co | nnections | Co | nnections | |
| Clock: | OSC0 💌 | Clock: | OSC0 💌 | |
| Clock source: | OSC0 Freq. | Clock source: | OSC0 Freq. | |
| Clock frequency: | 2.048 kHz | Clock frequency: | 2.048 kHz | |
| 0 5 | 5 Apply | 0 5 | Apply | |

Figure 7: CNT1/DLY1 and CNT3/DLY3 Settings



| 8-bit CN | T2/DLY2 (MF2) | 8-bit CNT4/DLY4 (MF4) | | | |
|--------------------------|---|--------------------------|---|--|--|
| Multi-function mode: | CNT/DLY - | Multi-function mode: | CNT/DLY - | | |
| Mode: | Delay 👻 | Mode: | Delay 🔻 | | |
| Counter data: | 6 | Counter data: | 6 | | |
| Delay time (typical): | (Kange: 1 - 255) 3.41797 ms <u>Formula</u> | Delay time (typical): | (Range: 1 - 255) 3.41797 ms <u>Formula</u> | | |
| Edge select: | Rising - | Edge select: | Rising - | | |
| DLY IN init. value: | Initial 0 👻 | DLY IN init. value: | Initial 0 💌 | | |
| Output polarity: | Non-inverted (OU' 🔻 | Output polarity: | Non-inverted (OU1 🔻 | | |
| Up signal sync.: | None 🔻 | Up signal sync.: | None 🔻 | | |
| Keep signal sync.: | None 💌 | Keep signal sync.: | None 👻 | | |
| Mode signal sync.: | Bypass 👻 | Mode signal sync.: | Bypass 👻 | | |
| Co | nnections | Co | nnections | | |
| Clock: | OSC0 💌 | Clock: | OSC0 · | | |
| Clock source: | OSC0 Freq. | Clock source: | OSC0 Freq. | | |
| Clock frequency: | 2.048 kHz | Clock frequency: | 2.048 kHz | | |
| | Apply | | 5 Apply | | |

Figure 8: CNT2/DLY2 and CNT4/DLY4 Settings



| 2-bit LUT2/DFF/LATCH2 | | | | | |
|-------------------------|-----------|-----|-----|--------|--|
| Гуре: | | LUT | | - | |
| IN3 | IN2 | IN1 | IN0 | OUT | |
| 0 | 0 | 0 | 0 | 0 | |
| 0 | 0 | 0 | 1 | 0 | |
| 0 | 0 | 1 | 0 | 0 | |
| 0 | 0 | 1 | 1 | 1 | |
| 0 | 1 | 0 | 0 | 0 | |
| 0 | 1 | 0 | 1 | 0 | |
| 0 | 1 | 1 | 0 | 0 | |
| 0 | 1 | 1 | 1 | 0 | |
| 1 | 0 | 0 | 0 | 0 | |
| 1 | 0 | 0 | 1 | 0 | |
| 1 | 0 | 1 | 0 | 0 | |
| 1 | 0 | 1 | 1 | 0 | |
| 1 | 1 | 0 | 0 | 0 | |
| 1 | 1 | 0 | 1 | 0 | |
| 1 | 1 | 1 | 0 | 0 | |
| 1 | 1 | 1 | 1 | 0 | |
| Standard gates All to 0 | | | | | |
| AND | | - | AI | l to 1 | |
| Reg | gular sha | pe | In | wert | |
| | 5 | Ð | App | ly | |

Figure 9: 2-bit LUT2/DFF/LATCH2 Settings

| 2-bit LUT3/PGEN | | | | | | |
|-------------------------|-----------|-----|-----|--------|--|--|
| Туре: | | LUT | | • | | |
| IN3 | IN2 | IN1 | IN0 | OUT | | |
| 0 | 0 | 0 | 0 | 0 | | |
| 0 | 0 | 0 | 1 | 0 | | |
| 0 | 0 | 1 | 0 | 0 | | |
| 0 | 0 | 1 | 1 | 1 | | |
| 0 | 1 | 0 | 0 | 0 | | |
| 0 | 1 | 0 | 1 | 0 | | |
| 0 | 1 | 1 | 0 | 0 | | |
| 0 | 1 | 1 | 1 | 0 | | |
| 1 | 0 | 0 | 0 | 0 | | |
| 1 | 0 | 0 | 1 | 0 | | |
| 1 | 0 | 1 | 0 | 0 | | |
| 1 | 0 | 1 | 1 | 0 | | |
| 1 | 1 | 0 | 0 | 0 | | |
| 1 | 1 | 0 | 1 | 0 | | |
| 1 | 1 | 1 | 0 | 0 | | |
| 1 | 1 | 1 | 1 | 0 | | |
| Standard gates All to 0 | | | | | | |
| AND | | • | A | l to 1 | | |
| Re | gular sha | ape | In | vert | | |
| Apply | | | | | | |

Figure 10: 2-bit LUT3/PGEN Settings

| Appl | lication | Note |
|------|----------|------|
|------|----------|------|

Revision 1.0

02-May-2022



| OSC0 | | | | | |
|--|---|--|--|--|--|
| Control pin mode: | Force on 🔻 | | | | |
| OSC power mode: | Force Power On 🔻 | | | | |
| Clock selector: | osc 🔹 | | | | |
| 'OSC0' frequency: | 2.048 kHz 💌 | | | | |
| 'CLK' predivider by: | 1 • | | | | |
| 'OUT0' second divider by: | 24 💌 | | | | |
| 'OUT1' second divider by: | 1 • | | | | |
| Information | | | | | |
| | | | | | |
| Frequency | | | | | |
| Frequency Clock output confi | guration: | | | | |
| Frequency Clock output confi RC OSC Output | guration: Value | | | | |
| Frequency Clock output confi RC OSC Output OUT0 | guration: Value OSC0 Freq. /24 | | | | |
| Frequency Clock output config RC OSC Output OUT0 OUT1 | guration: Value OSC0 Freq. /24 OSC0 Freq. | | | | |
| Frequency Clock output confi RC OSC Output OUT0 OUT1 CLK | guration: Value OSC0 Freq. /24 OSC0 Freq. OSC0 Freq. | | | | |
| Frequency Clock output confi RC OSC Output OUT0 OUT1 CLK CLK /8 | guration: Value OSC0 Freq. /24 OSC0 Freq. OSC0 Freq. OSC0 Freq. /8 | | | | |
| Frequency Clock output confi RC OSC Output OUT0 OUT1 CLK CLK /8 CLK /64 | guration: Value OSC0 Freq. /24 OSC0 Freq. OSC0 Freq. OSC0 Freq. /8 OSC0 Freq. /64 | | | | |
| Frequency Clock output confi RC OSC Output OUT0 OUT1 CLK CLK /8 CLK /64 CLK /512 | guration: Value OSC0 Freq. /24 OSC0 Freq. OSC0 Freq. OSC0 Freq. /8 OSC0 Freq. /64 OSC0 Freq. /512 | | | | |
| Frequency Clock output confi RC OSC Output OUT0 OUT1 CLK CLK /8 CLK /64 CLK /512 CLK /4096 | guration: Value OSC0 Freq. /24 OSC0 Freq. OSC0 Freq. OSC0 Freq. /8 OSC0 Freq. /64 OSC0 Freq. /512 OSC0 Freq. /4096 | | | | |
| Frequency Clock output confi RC OSC Output OUT0 OUT1 CLK CLK /8 CLK /64 CLK /512 CLK /4096 CLK /32768 | guration: Value OSCO Freq. /24 OSCO Freq. OSCO Freq. OSCO Freq. /8 OSCO Freq. /64 OSCO Freq. /512 OSCO Freq. /4096 OSCO Freq. /32768 | | | | |
| Frequency Clock output confi RC OSC Output OUT0 OUT1 CLK CLK /8 CLK /64 CLK /512 CLK /4096 CLK /32768 CLK /262144 | guration: Value OSC0 Freq. /24 OSC0 Freq. OSC0 Freq. OSC0 Freq. /8 OSC0 Freq. /64 OSC0 Freq. /512 OSC0 Freq. /4096 OSC0 Freq. /32768 OSC0 Freq. /262144 | | | | |

Figure 11: OSC0 Settings



| SWITCH0 | | | SI | WITCH1 | |
|----------------------------------|------------------|---|----------------------------------|------------------|---|
| Mode: | Analog Switch | - | Mode: | Analog Switch | * |
| Big PMOS control: | By Matrix | • | Big NMOS control: | By Matrix | * |
| Small NMOS enable: | Enable by Matrix | • | Small PMOS enable: | Enable by Matrix | • |
| Half Bridge Dead Time Select: | Bypass | • | Half Bridge Dead Time Select: | Bypass | • |
| 0 5 | Apply | | | Apply | |

Figure 12: SWITCH Settings

| 2-bit LUT0/DFF/LATCH0 | | | | 2-bit LU | T1/DFF | /LATCH | 1 | | |
|-----------------------|-----------|-----|-----|----------|----------|-----------|-----|-----|--------|
| Type: | | LUT | | • | Туре: | | LUT | | - |
| IN3 | IN2 | IN1 | INO | OUT | IN3 | IN2 | IN1 | IN0 | OUT |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| Standar | d gates | | | I to 0 | Standard | d gates | | | I to 0 |
| Buffer | r | * | A | I to 1 | Invert | er | - | A | I to 1 |
| Reg | gular sha | pe | Ir | nvert | Reg | gular sha | ape | Ir | nvert |
| | 5 | Ð | Арр | ly | 0 | 5 | Ð | App | oly |

Figure 13: 2-bit LUTs/DFFs/LATCH Settings

```
Application Note
```

Revision 1.0

| A | CMPOL | |
|----------------------------|------------------|------|
| IN+ gain: | Disable | • |
| Vref LPF: 🕐 | Disable | - |
| Low power start up: | Disable | - |
| Sampling mode: | Disable | - |
| Vref source selection: | VDDA | - |
| Con | nastions | |
| Con | mections | |
| IN+ source: | PIN 16 (GPIO2) | - |
| IN Low to High | | _ |
| source: | VDDA * (32 / 64) | • |
| IN- High to Low source: | VDDA * (32 / 64) | - |
| Hysteresis: | - | |
| | | |
| Info | ormation | |
| Typical ACMP thres | holds | |
| V IH (m)0 | V II (m)0 | |
| | VDDA * (22.77 | 541) |
| VDDA " (52 / 64) | VDDA ~ (527) | 04) |
| - | | |
| Power | ctrl. settings | |
| | 5 Apply | |

Figure 14: ACMP0L Settings

Figure 15: VREF0 Settings

4.2 Simulation Results

A series of simulations were performed to test the circuit functionality. Figure 16 shows the simulation results obtained at the outputs of both operational amplifiers. The first time diagram represents the reference signal (REF), the second time diagram represents the sensor signal (SIG), the third time diagram represents the rectified sensor signal, and the fourth time diagram represents the demodulated signal at the lock-in amplifier output, i.e. the amplified and filtered rectified signal.

| Application Note | Revision 1.0 | 02-May-2022 |
|------------------|--------------|-----------------------------|
| CFR0014 | 16 of 26 | © 2022 Dialog Semiconductor |



Lock-in Amplifier



Figure 16: Simulation Results from the Outputs of Both Operational Amplifiers

Figure 17 presents the simulated time diagrams for the corresponding signals targeting the bandwidth settings.



Figure 17: Time Diagrams of the Corresponding Signals Targeting the Bandwidth Settings

The first time diagram seen above represents the signal obtained from the signal generator BS that simulates the action of the push button BS (as seen in Figure 3). The second time diagram represents the signal at the output of the 3-bit multi-functional LUT (CNT1/DLY1), which generates a delayed single shot that reloads the initial value to the digital rheostat RH0 stored in the MTP NVM. The third time diagram represents the counts at the digital rheostat RH0 CLK input that increase the

| ۸n | nlication | Noto |
|----|-----------|------|
| AP | plication | NOLE |



rheostat resistance to the desired value. Finally, the fourth signal represents the digital rheostat RH0 resistance code.

Figure 18 presents the simulated time diagrams of the corresponding signals targeting the gain settings, with similar signals as in the previous case. The only difference is that the digital rheostat RH1 targets the lock-in amplifier gain settings.



Figure 18: Time Diagrams of the Corresponding Signals Targeting the Gain Settings

4.3 **Experimental Results**

The lock-in amplifier circuit as presented in Figure 3 was realized to test its complete circuitry. The signal generator output signal, i.e. the reference signal (REF), is presented in the first time diagram in Figure 19 and shows the captured oscilloscope screen. The sensor signal (SIG) is presented in the second time diagram, the rectified signal (RS) at the output of the first operational amplifier is presented in the third time diagram, and the fourth time diagram represents the demodulated signal at the lock-in amplifier output (at the output of the second operational amplifier), i.e. the amplified and filtered rectified signal (OUT).

In order to test the action of the gain change, the GS push button is kept turned on for a couple of seconds, thus increasing the gain of the lock-in amplifier. The corresponding lock-in amplifier output signal is amplified as presented in Figure 20, where the fourth time diagram has a higher level compared with the corresponding signal of the fourth time diagram presented in Figure 19.

| | | 01 may 1011 |
|------------------|--------------|-------------|
| Application Note | Revision 1.0 | 02-May-2022 |
| | | |



Lock-in Amplifier



Figure 19: Oscilloscope Time Diagrams of the Corresponding Lock-in Amplifier Signals



Figure 20: Oscilloscope Time Diagrams of the Corresponding Lock-in Amplifier Signals with Increased Gain

The most prominent feature of the lock-in amplification is the suppression of the high levels of low frequency flicker noise, which cannot be seen from the above. The aim of the above measurements is to prove the concept of the lock-in amplifier as designed.

Application Note

Revision 1.0

CFR0014



In order to test the flicker noise suppression of the lock-in amplifier, a long term stability test of the circuitry was performed. The output lock-in amplifier voltage signal (OUT) was recorded for 24 hours. During the measurement, the pressure sensor was located inside an airtight vessel, which is hermetically isolated form the surrounding environment to keep constant pressure and thus eliminate potential measurement error due to atmospheric pressure variations. The output signal (OUT) was sampled with the help of a 12-bit digital acquisition card with a sampling frequency of 2 Hz (the bandwidth of the lock-in amplifier was set to the minimum value of approximately 1 Hz). The power spectral density (PSD) of the measured output noise signal, which is obtained by subtracting the measured output signal (OUT) and its time averaged value, is presented in Figure 21.



Figure 21: Power Spectral Density (PSD) of the Measured Output Noise Signal

The power spectral density (PSD) ranges from 10 μ Hz up to 1 Hz, which is in the range of the flicker noise of the operational amplifiers. One can expect that in this range we have an increase in the noise power spectral density starting from 1 Hz and going toward lower frequencies. However, this cannot be observed in the measured output noise power spectral density. Moreover, the power spectral density decreases when approaching lower frequencies to approximately 1 mHz. There is only an increase in the power spectral density at very low frequencies (~10⁻⁴ Hz – ~10⁻⁵ Hz). The reason for this increase lies only in the limited measurement time (measurement was performed for 24 hours) as well as the possible change of pressure inside the airtight vessel due to the slight temperature changes inside the room during measurement.

Besides the suppression of flicker noise, the lock-in amplifier exhibits very high immunity to interfering signals that may significantly disturb measurements. To demonstrate this immunity, the interfering signal (INT) from a second signal generator was brought to the pressure sensor as

Application Note

Revision 1.0

02-May-2022



presented in Figure 22. Therefore, the pressure sensor is powered with the sum of the reference signal (REF) and the interfering signal (INT). In the presented measurement, the interfering signal (INT) is a sinusoid with an amplitude of 500 mV and a frequency of 678 Hz. The capacitor $C_I = 1 \ \mu F$ serves for the potential DC signal blocking of the interfering signal (INT) to the Wheatstone bridge of the pressure sensor.



Figure 22: Pressure Sensor with the Interfering Signal (INT)

The corresponding lock-in amplifier signals, where the interfering signal (INT) is included, are presented in Figure 23. The reference signal (REF) is the first time diagram given in Figure 23 (a), the sensor signal (SIG) is the second time diagram, the interfering signal is the third time diagram, and the fourth time diagram is the demodulated signal at the lock-in amplifier output (at the output of the second operational amplifier), i.e. the amplified and filtered rectified signal (OUT).

Figure 23 (b) is much the same, except that the third time diagram is the rectified signal (RS) at the output of the first operational amplifier of the lock-in amplifier. One notices in Figure 23 that the interfering signal (INT) is fully suppressed since the output signal (OUT) is stable, although there are intermodulation components of the reference signal (REF) and the interfering signal (INT) in the sensor signal (SIG) and the rectified signal as seen in Figure 23 (a) and Figure 23 (b), respectively.



Lock-in Amplifier



(a)



(b)



| Application Note | Revision 1.0 | 02-May-2022 |
|------------------|--------------|-------------|
| | | |



To prove that there are no intermodulation components of the reference signal (REF) and the interfering signal (INT) in the output signal (OUT), a Fast Fourier transform (FFT) of the output signal (OUT) was performed. The corresponding lock-in amplifier signals, where the interfering signal (INT) is active, are presented in Figure 24. The fifth diagram represents the power spectral density (obtained by applying the oscilloscope FFT math function) of the output signal.

Application Note

Revision 1.0

02-May-2022







(a)



(b)

Figure 24: Oscilloscope Time Diagrams of the Lock-in Amplifier Signals with Active Interfering Signal (INT) and with Measured Power Spectral Density of the Output Signal (OUT)

| pplication Note | Revision 1.0 | 02-May-2022 |
|-----------------|--------------|-------------|
| | | |

A



By comparing the power spectral densities of the output signal (OUT) in Figure 24(a) and (b), both with and without the interfering signal (INT), one notices that there is no difference. Therefore, there are no intermodulation components of the reference signal (REF) and the interfering signal (INT). One can conclude that the presented lock-in amplifier fully suppresses the interfering signal, thus proving its immunity to interference.

5 Conclusion

The SLG47004 has all the necessary internal resources to implement advanced analog features such as lock-in amplification. The presented lock-in amplifier is composed of one demodulation circuit that is further composed of one operational amplifier, two switches, two 2-bit LUTs, and one analog comparator for processing the reference signal. Also, as an integral part of the lock-in amplification, the signal from the demodulation circuit is fed to the time averaging (low-pass filter) and amplification circuit, which is composed of a second operational amplifier that forms the Sallen-Key low-pass filter with adjustable gain and bandwidth, two rheostats for gain and bandwidth trim, two 2-bit LUTs, four 8-bit CNT/DLYs, and a 2048 kHz oscillator for setting the rheostat values with the help of two external push buttons.

The GreenPAK SLG47004 offers versatile functionalities that enable the design of a high performance synchronous detection amplifier. Besides the standard performance of the lock-in amplification, this offers the possibility of additional adjustment of the integration time (filter bandwidth) and gain while keeping the overall power consumption low and the overall price very low.



Revision History

| Revision | Date | Description |
|----------|-------------|-----------------|
| 1.0 | 02-May-2022 | Initial Version |

Application Note

Revision 1.0

02-May-2022

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.