RENESAS

Using SLG59H1401C and SLG59H1403C in PowerMUX and OR'ing Applications

This application note describes how to use Renesas SLG59H1401C and SLG59H1403C in PowerMUX and OR'ing applications. Corresponding oscilloscope captures of operational behavior are included.

Contents

2.	References				
3.	Intro	oduction	1		
4.	Power MUX General Concept				
	4.1	Introduction to SLG59H1401C and SLG59H1403C	2		
	4.2	Using SLG59H1401C and SLG59H1403C in PowerMUX Applications	3		
	4.3	Using SLG59H1401C and SLG59H1403C in PowerMUX applications with priority	9		
5.	OR'ing Concept				
	5.1	Using SLG59H1401C and SLG59H1403C in OR'ing applications	14		
	5.2	Using SLG59H1401C and SLG59H1403C in OR'ing applications with IN2 power rail priority	21		
6.	. Conclusions				
Rev	Revision History				

1. Terms and Definitions

OV	Over Voltage
PowerMux	Power Multiplexer

2. References

Website: Load Switches | Renesas

- [1] SLG59H1401C Datasheet
- [2] SLG59H1403C Datasheet

3. Introduction

Once an application requires two or more power sources, a problem of switching between them arises. Simply connecting multiple power supplies to a single input without any protection will result in power failure, short circuit, and loss of power. Almost all portable devices have an internal battery and USB connector for charging. A solution to switch between battery and external power supply is required. To do this, a PowerMUX devices typically used.

This document shows the application solution of manual and automatic switching between two power sources using the Renesas SLG59H1401C or SLG59H1403C devices.

Note: the main difference between SLG59H1401C and SLG59H1403C is the maximum operating voltage range: up to 6 V for SLG59H1401C while up to 22 V for SLG59H1403 [1][2].

4. Power MUX General Concept

Power multiplexers or PowerMux are devices that provide seamless transition between two or more power inputs. They are typically used in applications like computers, digital cameras, modems, cellphones, etc. It also may be used in battery management systems and in peripheral power interface systems.

In general, PowerMux devices switch between 2 input power supplies to one common output supply rail and thus provide a continuous supply to the device. A simplified block diagram of PowerMux is illustrated in Figure 1.






Figure 1: Power Mux Simplified Block Diagram

From technical standpoint, PowerMux typically implemented by controlling MOSFETs RDS_{ON} resistance because MOSFETs have high off isolation, which is important to prevent back-feeding power between two inputs.

From controlling standpoint, the output power rail can be chosen manually or automatically.

A manual PowerMux is one in which each path is individually controlled by an external signal (logic or microcontroller). An example of Manual PowerMux with two enable inputs is shown in Figure 2 and such method is generally used when there is a microcontroller which can decide under what conditions to enable each input. Renesas SLG59H1401C and SLG59H1403C device can be easily used in PowerMux applications, its detailed operation is described below.





4.1 Introduction to SLG59H1401C and SLG59H1403C

The SLG59H1401C and SLG59H1403C is specially designed for OR'ing or manual Power MUX applications. The parts has two 3 A rated load switches with common output that are well suited for a variety of systems having multiple power sources from 2.8 V and up to 6 V for SLG59H1401C and up to 22 V for SLG59H1403C. The devices will automatically detect, select, and seamlessly transition between available inputs. Additionally, manual switching between two power rails is also allowed.

The pin configuration for SLG59H1401C and SLG59H1403C is showed on Figure 3.






Figure 3: Pin configuration for SLG59H1401C and SLG59H1403C

The following list provides more detail on the function of each pin:

- IN1 and IN2 pins are Input terminal of the load switch's Channel 1 and Channel 2 respectively. Capacitors at IN1 and IN2 should be rated at a voltage higher than maximum input voltage ever present for each Channel respectively.
- **OUT** pin is output terminal of the device.
- GND pin is a Ground connection. Connect this pin to system analog or power ground plane.
- PR pin is an analog input which sets the priority to Channel 1. PR is compared to internal reference voltage V_{REF}. Connect to GND if not required.
- SEL pin is an analog input and dedicated to override the priority and manually select IN2. SEL is compared to internal reference voltage V_{REF}. Connect to GND if not required.
- OV1 and OV2 pins are analog inputs which together with an external resistor divider for each pin, are used to set the overvoltage threshold for Channel 1 and Channel 2 respectively. OV1 and OV2 are compared to an internal reference voltage V_{REF}. If V_{OV1} ≥ V_{REF} or V_{OV2} ≥ V_{REF}, Channel 1 or Channel 2 is turned off and returns to normal operation once V_{OV1} < V_{REF} or V_{OV2} < V_{REF}. Connect to GND if not used.
- ILIM pin is dedicated for Current Limit level. A 1%-tolerance resistor connected between ILIM and GND sets the load switch's active current limit for both channels. Please refer to the Setting the SLG59H1401C's and SLG59H1403C's Active Current Limit section in the datasheet [1][2].
- SS pin should be connected to a low-ESR, stable dielectric, ceramic surface-mount capacitor, that is connected to GND. This capacitor sets the V_{OUT} slew rate and overall turn-on time of the SLG59H1401C and SLG59H1403C parts.
- ST is an open-drain, active LOW output that shows which channel is chosen. When asserted HIGH, IN1 is selected. When asserted LOW, IN2 is selected. Connect to GND if not required.

For more electrical characteristic please see SLG59H1401C [1] and SLG59H1403C [2] datasheets.

4.2 Using SLG59H1401C and SLG59H1403C in PowerMUX Applications

The SLG59H1401C and SLG59H1403C is designed for OR'ing or manual Power MUX applications. The part comes with two 3 A rated load switches that are well suited for a variety of systems having multiple power sources. The device can automatically detect, select, and seamlessly transition between available inputs while manual switching between two power rails is also possible.

When using the SLG59H1401C or SLG59H1403C in a manual power rail selection application, an external voltage $V_{PR} > V_{REF}$ should be applied at the PR pin. PR is commonly connected to IN1 with an external resistor divider to provide a stable high logic level, and to prevent automatic switching of the output to a higher voltage when $V_{SEL} < V_{REF}$. If $V_{PR} > V_{REF}$ and $V_{SEL} < V_{REF}$, then IN1 will be selected on output and by toggling $V_{SEL} > V_{REF}$, IN2 will be selected on output.

OV1 and OV2 with external resistors connected to IN1 and IN2 respectively can be configured to additionally provide overvoltage protection.

Typical voltage divider, illustrated in Figure 4, is used to set the overvoltage threshold for OV1 and OV2, V_{PR} and V_{SEL} levels.




Figure 4: Voltage Divider Scheme

For voltage divider calculation, use equation below:

$$R1 = \frac{R2*(V_{IN[1,2]} - V_{REF})}{V_{REF}}$$
, where:

R1 - calculated resistor value in $k\Omega$.

R2 – resistor closes to ground. Recommended R2 value is 5 k Ω .


VIN[1,2] - VIN1 or VIN2 voltage at which protection should be triggered;

V_{REF} - Internal voltage reference for OV1, OV2, PR and SEL pins. V_{OV[1,2]}, V_{PR}, V_{SEL} - Internal voltage reference for OV1, OV2, PR and SEL pins. Based on the datasheet, typical value is 1.06 V.

Note: In case of using SLG59H1403C in 22V applications, please make sure that during OVP event, the voltage on OV1, OV2, PR and SEL pins not exceeds the Absolute Maximum Ratings.

The ST pin can be pulled high with a resistor to provide feedback on the status of the system. If the signal on ST pin is high, IN1 will be at the output, or the output is Hi-Z. If ST signal is low, IN2 will be at the output.

The following application scope shots below demonstrates the switchover behavior of the SLG59H1401C device for $V_{IN1} = 5 \text{ V}$, $V_{IN2} = 3.3 \text{ V}$. Overvoltage thresholds for OV1 is set at 5.74 V, and for OV2 is set to 3.74 V. A typical connection diagram for these conditions is illustrated in Figure 5.



Applications




Figure 6: Switchover operation waveform for V_{IN1} = 5 V, V_{IN2} = 3.3 V, C_{SS} = 220 nF, PR = Low, SEL = Low \rightarrow High, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F



Figure 7: Switchover operation waveform for V_{IN1} = 5 V, V_{IN2} = 3.3 V, C_{SS} = 220 nF, PR = Low, SEL = High \rightarrow Low, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F

Similar application scope shots below demonstrates the switchover behavior of the SLG59H1401C device for $V_{IN1} = 3.3 \text{ V}$, $V_{IN2} = 5 \text{ V}$. Overvoltage thresholds for OV1 is set at 3.74 V, and for OV2 is set to 5.74 V. A typical connection diagram for these conditions is illustrated in Figure 8.




Figure 8: Connection diagram of using SLG59H1401C in PowerMUX applications for V_{IN1} = 3.3 V, V_{IN2} = 5 V and overvoltage protection settings at OV1 = 3.74 V, OV2 = 5.74 V




Figure 9: Switchover operation waveform for V_{IN1} = 3.3 V, V_{IN2} = 5 V, C_{SS} = 220 nF, PR = High, SEL = Low \rightarrow High, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F




Figure 10: Switchover operation waveform for V_{IN1} = 3.3 V, V_{IN2} = 5 V, C_{SS} = 220 nF, PR = High, SEL = High \rightarrow Low, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F




Figure 11: Switchover operation waveform for V_{IN1} = 3.3 V, V_{IN2} = 5 V, C_{SS} = 220 nF, PR = High, SEL = High \rightarrow Low, R_{LOAD} = 100 Ω , C_{LOAD} = 2 µF (extended view)

When wider input voltage range is required for PowerMUX application SLG59H1403C should be used. Similar application scope shots below demonstrates the switchover behavior of the SLG59H1403C device for $V_{IN1} = 12 \text{ V}$, $V_{IN2} = 20 \text{ V}$. Overvoltage thresholds for OV1 is set at 14.2 V, and for OV2 is set to 21 V. A typical connection diagram for these conditions are illustrated in Figure 12 and switchover waveforms is shown on Figure 13, Figure 14 and Figure 15. Please note that in this connection diagram logic High applying to PR pin from external pull-up resistor and not through IN1 like in SLG59H1401C Diagram. This is because the Absolute Maximum input voltage of RP pin is 6 V.




Figure 12: Connection diagram of using SLG59H1403C in PowerMUX applications for $V_{IN1} = 12 \text{ V}$, $V_{IN2} = 20 \text{ V}$ and overvoltage protection settings at OV1 = 14.2 V, OV2 = 21 V




Figure 13: Switchover operation waveform for V_{IN1} = 12 V, V_{IN2} = 20 V, C_{SS} = 220 nF, PR = High, SEL = Low \rightarrow High, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F




Figure 14: Switchover operation waveform for V_{IN1} = 12 V, V_{IN2} = 20 V, C_{SS} = 220 nF, PR = High, SEL = High \rightarrow Low, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F




Figure 15: Switchover operation waveform for V_{IN1} = 12 V, V_{IN2} = 20 V, C_{SS} = 220 nF, PR = High, SEL = High \rightarrow Low, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F (extended view)

4.3 Using SLG59H1401C and SLG59H1403C in PowerMUX applications with priority

In some applications there is main power rail and backup power rail. Sometimes input voltage from main power rail may not completely disappear but slightly be out of range and in this case system itself must switch to

backup power rail without interrupting whole device operation and once main power rail becomes valid again, so system should recover to that power rail automatically.

SLG59H1401C and SLG59H1403C device support such operation mode. Main and lower voltage level power rail should be connected to IN1 input. Through an external voltage divider connected to PR pin, a low voltage threshold for VIN1 can be set. If $V_{SEL} = 0$ V and $V_{PR} > V_{REF}$ then IN1 will be selected on output and if $V_{PR} < V_{REF}$ then the backup input IN2 will be on output. Anytime, if V_{SEL} manually set > V_{REF} , then IN2 will be on output as well.

Note: when $V_{PR} < V_{REF}$ and $V_{SEL} < V_{REF}$, SLG59H1401C and SLG59H1403C will operate in V_{COMP} mode, and the highest voltage level power rail will be on output. If both input voltages are equal, priority will be on IN2 power rail. Also make sure that voltage on OV1, OV2, PR and SEL pin is not higher than absolute maximum rating.

A typical connection diagram for this operation mode is illustrated in Figure 16 and it's typical switchover behavior for $V_{IN1} = 3.3$ V and $V_{IN2} = 5.5$ V is illustrated in Figure 17 and Figure 18. Overvoltage thresholds for OV1 is set at 3.74 V, and for OV2 is set to 5.74 V.




Figure 16: Connection diagram of using SLG59H1401C in PowerMUX applications with priority




Figure 17: Switchover operation waveform when V_{IN1} is falling from 3.3 V to 0 V and V_{IN2} = 5 V, C_{SS} = 220 nF, SEL = Low, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μF




Figure 18: Switchover operation waveform when V_{IN1} is falling from 3.3 V to 0 V and V_{IN2} = 5 V, C_{SS} = 220 nF, SEL = Low, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F (extended view)

When PowerMUX applications with priority required from 2.8 V to 22 V voltage range the Renesas SLG59H1403C should be used. A typical connection diagram for this operation mode is illustrated in Figure 19 and it's typical switchover behavior for $V_{IN1} = 12$ V and $V_{IN2} = 20$ V are illustrated in Figure 20 and Figure 21. The threshold level for PR is 10 V and Overvoltage thresholds for OV1 is set at 14.2 V, and for OV2 is set to 21 V.




Figure 19: Connection diagram of using SLG59H1403C in PowerMUX applications with priority




Figure 20: Switchover operation waveform when V_{IN1} is falling from 12 V to 0 V and V_{IN2} = 20 V, $C_{SS} = 220 \text{ nF}$, SEL = Low, $R_{LOAD} = 100 \Omega$, $C_{LOAD} = 2 \mu F$




Figure 21: Switchover operation waveform when V_{IN1} is falling from 12 V to 0 V and V_{IN2} = 20 V, C_{SS} = 220 nF, SEL = Low, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F (extended view)

5. OR'ing Concept

In the event, that power rail to the system from two power supplies should be chosen automatically when one of one of the power rail fails, an OR`ing application function is used. Unlike the Power Mux system, switching between power supplies occurs automatically without using a microcontroller or other digital control signals.

The minimum requirement for such system is reverse current blocking for each input path to prevent current flow into power supply with lower voltage. This can be accomplished using any combination of diodes or ICs which behaves like a diode (such as ideal diode controller). A simple realization of such OR'ing solution is illustrated on Figure 22.




Figure 22: Simple OR`ing concept realization

A Schottky or silicon diode will result in a voltage drop around 0.3 V or 0.6 V, respectively. Using an ideal diode controller will result in a much lower voltage drop and there will be a parasitic body diode which will block reverse current when the switch detects reverse current or disabled.

5.1 Using SLG59H1401C and SLG59H1403C in OR'ing applications

In the case SLG59H1401C or SLG59H1403C is configured for OR'ing two power rails and both of them are valid, then the higher voltage is passed to the output. If one of the power rails suddenly disappears, then output is automatically switched to the other available power rail. If both power rails have equal voltage levels, then based on the V_{COMP} spec, IN2 has higher priority and will be switched to OUT. If V_{IN2} falls below the V_{COMP} Hysteresis threshold, then IN1 will switch back to OUT. A typical V_{COMP} priority source selection diagram is illustrated in Figure 23 while actual V_{COMP} and Hysteresis values are provided in EC table of SLG59H1401C and SLG59H1403C datasheets. The easiest way to set part in OR'ing mode, PR and SEL pins should be connected to GND.

Similarly, as for PowerMux mode, OV1 and OV2 with external resistors connected to IN1 and IN2 respectively can be configured to additionally provide overvoltage protection.

The ST pin can be pulled high with a resistor to provide feedback on the status of the system. If the ST pin is high, IN1 is on the output, or the output is Hi-Z. If the ST pin is low, IN2 is on the output.




Figure 23: VCOMP Priority Source Selection diagram

A typical connection diagram for using SLG59H1401C in OR'ing application is illustrated in Figure 24 while it's typical switchover behavior for $V_{IN1} = 3.3$ V and $V_{IN2} = 5.5$ V is illustrated in Figure 25 Overvoltage thresholds for OV1 is set at 3.74 V, and for OV2 is set to 5.74 V.




Figure 24: Connection diagram of using SLG59H1401C in OR'ing applications for $V_{IN1} = 3.3 \text{ V}$, $V_{IN2} = 5 \text{ V}$ and overvoltage protection settings at OV1 = 3.74 V, OV2 = 5.74 V




Figure 25: Higher voltage level priority turn on operation waveform for V_{IN1} = 3.3 V, V_{IN2} = 5 V, SEL = Low, PR = Low, C_{SS} = 220 nF, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F

Similar connection diagram for using SLG59H1401C in OR'ing application but for $V_{IN1} = 5$ V and $V_{IN2} = 3.3$ V is illustrated in Figure 26 and it's typical switchover behavior is illustrated in figures from Figure 27 to Figure 32. Overvoltage thresholds for OV1 is set at 5.74 V, and for OV2 is set to 3.74 V.




Figure 26: Connection diagram of using SLG59H1401C in OR'ing applications for $V_{IN1} = 5 V$, $V_{IN2} = 3.3 V$ and overvoltage protection settings at OV1 = 5.74 V, OV2 = 3.74 V



Figure 27: Higher voltage level priority operation waveform when V_{IN1} is applied after first SS rise is done for V_{IN1} = 5 V, V_{IN2} = 3.3 V, SEL = Low, PR = Low, C_{SS} = 220 nF, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F



Figure 28: Higher voltage level priority operation waveform when V_{IN1} is applied after first SS rise is done for V_{IN1} = 5 V, V_{IN2} = 3.3 V, SEL = Low, PR = Low, C_{SS} = 220 nF, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F



Figure 29: Higher voltage level priority operation waveform when V_{IN1} is applied before first SS rise is done for V_{IN1} = 5 V, V_{IN2} = 3.3 V, SEL = Low, PR = Low, C_{SS} = 220 nF, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F



Figure 30: Higher voltage level priority operation waveform when V_{IN1} is applied before first SS rise is done for V_{IN1} = 5 V, V_{IN2} = 3.3 V, SEL = Low, PR = Low, C_{SS} = 220 nF, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F




Figure 31: Higher voltage level priority operation waveform when V_{IN2} is falling from 3.3 V to 0 V and V_{IN1} = 5 V, SEL = Low, PR = Low, C_{SS} = 220 nF, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F




Figure 32: Higher voltage level priority operation waveform when V_{IN2} is falling from 3.3 V to 0 V and $V_{IN1} = 5$ V, SEL = Low, PR = Low, $C_{SS} = 220$ nF, $R_{LOAD} = 100 \Omega$, $C_{LOAD} = 2 \mu F$ (extended view)

For applications that requires voltage range from 2.8 V to 22 V the Renesas SLG59H1403C should be used. A typical connection diagram for this part is illustrated in Figure 33 while it's typical switchover behavior for V_{IN1} = 12 V and V_{IN2} = 20 V are illustrated in Figure 34, Figure 35 and Figure 36. Overvoltage thresholds for OV1 is set at 14.2 V, and for OV2 is set to 21 V.

Note: For SLG59H1403C it is not necessary to wait until SS pin goes down before applying second voltage to get soft start during switchover.




Figure 33: Connection diagram of using SLG59H1403C in OR'ing applications for $V_{IN1} = 12 \text{ V}$, $V_{IN2} = 20 \text{ V}$ and overvoltage protection settings at OV1 = 14.2 V, OV2 = 21 V




Figure 34: Higher voltage level priority turn on operation waveform for V_{IN1} = 12 V, V_{IN2} = 20 V, SEL = Low, PR = Low, C_{SS} = 220 nF, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F




Figure 35: Higher voltage level priority operation waveform when V_{IN2} is falling from 20 V to 0 V and V_{IN1} = 12 V, SEL = Low, PR = Low, C_{SS} = 220 nF, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F




Figure 36: Higher voltage level priority operation waveform when V_{IN2} is falling from 20 V to 0 V and V_{IN1} = 12 V, SEL = Low, PR = Low, C_{SS} = 220 nF, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F (extended view)

5.2 Using SLG59H1401C and SLG59H1403C in OR'ing applications with IN2 power rail priority

Many systems that have main and backup power rails requires automatic switchover from the main voltage to the backup, if the voltage at main power rail drops below or above the specified value. In the connection diagram illustrated in Figure 37, IN2 power rail is set as main and IN1 as a backup.

R5 and R6 resistors, connected to PR pin sets the minimum operating voltage for IN1 power rail while R3 and R4 resistors, connected to SEL pin sets the minimum operating voltage for IN2 power rail. Thus, minimum operating voltages for V_{IN1} and V_{IN2} has been configured to 3 V and 5 V respectively.

Traditionally, OV1 and OV2 through resistive dividers are connected to IN1 and IN2 respectively to provide additional overvoltage protection.

Typical switchover behavior for $V_{IN1} = 3.3$ V and $V_{IN2} = 5.5$ V is illustrated in Figure 38. Overvoltage thresholds for OV1 is set at 3.74 V, and for OV2 is set to 5.74 V.




Figure 37: Connection diagram of using SLG59H1401C in OR'ing applications with IN2 power rail priority for V_{IN1} = 3.3 V, V_{IN2} = 5 V, and overvoltage protection settings at OV1 = 3.74 V, OV2 = 5.74 V




Figure 38: Higher voltage level priority operation waveform when V_{IN2} is falling from 5 V to 0V and V_{IN1} = 3.3 V, C_{SS} = 220 nF, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F

As can be seen, output voltage is strongly drop during switchover caused by the internal switching delay of the chip. To compensate this droop, a larger output capacitor should be considered. As an example, similar switchover operation diagram with increased C_{LOAD} to 100 μ F is illustrated in Figure 39.




Figure 39: Higher voltage level priority operation waveform when V_{IN2} is falling from 5 V to 0V and V_{IN1} = 3.3 V, C_{SS} = 220 nF, R_{LOAD} = 100 Ω , C_{LOAD} = 100 μ F

When applications with priority that requires wider operating voltage range from 2.8V to 22 V the Renesas SLG59H1403C should be used. A typical connection diagram for this operation mode is illustrated in Figure 40 and it's typical switchover behavior for $V_{IN1} = 12$ V and $V_{IN2} = 20$ V are illustrated in Figure 41 and Figure 42. The threshold level for PR is set at 10 V and for SEL is set to 18.1 V. As overvoltage protection the threshold for OV1 is set at 14.2 V, and for OV2 is at 21 V.




Figure 40: Connection diagram of using SLG59H1403C in OR'ing applications with IN2 power rail priority for V_{IN1} = 12 V, V_{IN2} = 20 V, and overvoltage protection settings at OV1 = 14.2 V, OV2 = 21 V




Figure 41: Higher voltage level priority operation waveform when V_{IN2} is falling from 20 V to 0V and V_{IN1} = 12 V, C_{SS} = 220 nF, R_{LOAD} = 100 Ω , C_{LOAD} = 2 μ F

Like SLG59H1401C, the SLG59H1403C also has big output voltage drop during switchover caused by the internal switching delay of the chip. To compensate this droop, a larger output capacitor can be considered. As an example, similar switchover operation diagram with increased C_{LOAD} to 300 μ F is illustrated in Figure 42.




Figure 42: Higher voltage level priority operation waveform when V_{IN2} is falling from 20 V to 0V and $V_{IN1} = 12 \text{ V}$, Css = 220 nF, R_{LOAD} = 100 Ω , C_{LOAD} = 300 μ F

6. Conclusions

PowerMux is an indispensable device for the applications that uses several input power supplies to a common output load. Using the Renesas SLG59H1401C and SLG59H1403C device, which was specially designed for PowerMux and OR`ing applications, the process of controlling switching between different sources will be easier and safer, because Renesas SLG59H1401C and SLG59H1403C IC has protection against over and under voltages as well as overcurrent and overtemperature and such solutions significantly increases system reliability.

Revision History

Revision	Date	Description
1.00	Sep 20, 2022	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.