

# Application Note PV88080 Voltage Rail Sequencing AN-PV-005

Abstract

The application note describes control of the power rail sequencing of the PV88080 PMIC.

# **AN-PV-005**





#### **Company Confidential**

# Contents

Ab	stract		1
Co	ntents	5	2
Fig	gures.		2
Та	bles		2
1	Term	s and Definitions	
2	Refe	rences	
3	Intro	duction	4
4	Sequ	encing	
	4.1	General Power Sequencing Setting	
	4.2	Specific delay time between power sequences	5
	4.3	STBY pin and enable function	
	4.4	GPIO and multiple PV88080 control	
5	Conc	lusions	9
Ap	pendi	x A <appendix title=""></appendix>	Error! Bookmark not defined.
	A.1	<appendix subsection=""></appendix>	Error! Bookmark not defined.
Re	vision	History	

# **Figures**

Figure 1 Sequencing Slots model	4
Figure 2 Sequencing example and setting on GUI	
Figure 3 Sequencing waveform	5
Figure 4 Example sequencing with additional WAIT_STEP slot	
Figure 5 STBY sequencing control from Power down mode	7
Figure 6 STBY sequencing control	
Figure 7 Multiple PV88080 Connection	

# **Tables**

No table of figures entries found.

# **AN-PV-005**

# PV88080 Voltage Rail Sequencing

### **Company Confidential**

# **1** Terms and Definitions

BOM	Bill of materials
GPIO	General purpose input/output
GPO	General purpose output
GUI	Graphical user interface
OTP	One time programable
PMIC	Power management integrated circuit
STBY	Standby

# 2 References

None

Application Note



# 3 Introduction

PV88080 is a 4-channel PMIC with integrated advanced power sequencing to control the power-up and power-down sequence of its buck converters. The on-board OTP stores the sequencing, but the sequencing can also be controlled by an I<sup>2</sup>C command issued in either the GUI or host processor. In applications requiring multiple PV88080s, GPIO and STBY pins can be used to control cascaded devices.


# 4 Sequencing

In the PV88080 digital system, there are 15 time slots for sequencing. The system sequences through the time slots from 1 to 15 during power-on, and from 15 to 1 during power-down. The available bucks should be assigned to slots between 1 and 15. The power-on sequence, once defined, can use the SYSTEM\_END parameter to separate the standby and active mode operations. When STBY is pulled high, the system runs through the sequence before the SYSTEM\_END slot, and ends in standby mode. When STBY is pulled low, all of the slots run in sequence, and ends in active mode, see Figure 1.

#### Note

If the STBY pin is not used in your application, then SYSTEM\_END is not available.

A SLOT0 assignment means that function will not follow the power-on or power-off sequence. The buck that is assigned to SLOT0 will not be enabled in the power-on sequence. It can be enabled using the I<sup>2</sup>C.



#### Figure 1: Sequencing Slots Model

There are two types of time slots, a normal slot which is put in the sequence, like HV\_BUCK or LV BUCK1, and empty slots called dummy slots. The dummy slot duration is set in the SEQ\_DUMMY register bits. For example, SLOT1, SLOT2, SLOT4, and SLOT6 in Figure 1 are empty and are therefore dummy slots. The SYSTEM\_END slot will use the dummy slot duration rather than a normal slot duration. The normal and dummy slot durations can be programed in register 0x29.

#### 4.1 General Power Sequencing Setting

For General purpose sequencing, every buck converter should be assigned to a slot. Figure 2 shows an example of power sequencing in the order it is assigned to follow: HVBUCK [3], Buck1 [7], Buck2 [8], and Buck3 [10]. Every power rail can have its own slot number; two different power rails can be set to the same slot if they need to be turned on together. Set the SEQ\_TIME and SET\_DUMMY to adjust the slot duration to control the delay time between the two different slots.

Ani	olica	ation	Note
	01100		TUC





**Company Confidential** 

	Set the HV a	and LV BUCKs s	slot for seque	ence.	
Sequencer GPIO Debouncer OTP Config Scratch Registers Interfac	res Test Register	Trim/Debug Register	Manufactoring Data	Table View	
Always Low Disabled	0 🗸	BUCK_1_2_STEP BUCK2_STEP BUCK1_STEP	8 V 7 V	BUCK_3_STEP BUCK3_STEP	10 🗸
High 0x09 0x2 0x03 0x23	0x00	0x24	0x87 ÷	0x25	0x0A
15 SEQ_A SEQ_B   0 SYSTEM_END 15 MAX_COUNT	4 v 15 v	SEQ_TIMER SEQ_DUMMY SEQ_TIME	4.096msec V 2.048msec V	GP_ID_0 GP_0	
0xF0 • 0x27 0xF5 • 0x28   Set the SYSTEM_END slot	0x4F 📩	0x29		0x43	0x00
Low VDD_FAULT_ADJ 10 VD_FAULT_ADJ 3 VDD_HYST_ADJ 3 VD				ot time of dumr ence slot.	my

Figure 2: Sequencing and GUI

For example, assume that the system requires that Buck1 turns on 2 ms before Buck2, and that Buck3 turns on 6 ms after Buck2.

- Set SEQ\_TIME = 2.048 ms
- Buck1 is set to one slot before Buck2
- Buck2 is in SLOT8
- Buck3 is in SLOT10
- SLOT9 is empty

The delay time between Buck2 and Buck3 equals the normal sequence time plus the dummy sequence time, so the result is 6.114 ms. Therefore, the SET\_DUMMY = 4.096 ms. The resulting sequence is shown in Figure 3.

The slots and slot times are configurable to meet different system requirements.





Figure 3: Sequencing Waveform

#### 4.2 Specific Delay Time between Power Sequences

In some circumstances, a system may need a longer sequence than is supported by 15 slots and dummy slots. In this situation, the PV88080 WAIT\_ID function can be used to insert a time slot and to add a delay time.

ID\_0 (0x21[8]) sets the WAIT\_ID slot. It can be programed to work for power-up and power-down sequences, or, alternatively, for the first power-on sequence.

Application Note	Revision 1.0	23-July-2017



#### Figure 4: WAIT\_ID Behavior and Slot Setting

WAIT\_STEP can insert a delay time in the slot; set in DELAY\_TIME 0x39[0] with a range from 549 µs to 8.4 s. To illustrate the WAIT\_ID function, consider a system that needs a 34 ms delay between Buck2 and Buck3 and keeps the original sequence time between HV\_BUCK, Buck1, and Buck2, see Figure 3.

The DELAY\_TIME is set to 32.8 ms and the WAIT\_ID to SLOT9. The delay time between Buck2 and Buck3 increases to 34.848 ms (Typ). Figure 4 shows the result with the additional delay time in SLOT9 between Buck2 and Buck3.




Figure 5: Sequencing with Additional WAIT\_STEP Slot

Depending on the system requirements, the WAIT\_ID slot can be set to work for the first power-up, or every time the sequence is initiated.

When WAIT\_ID\_ALWAYS is set to first use, the WAIT\_ID delay time only runs once after the first power-on sequence.

When WAIT\_ID\_ALWAYS is set to always, the WAIT\_ID delay time runs every time the system runs the sequence.

#### 4.3 STBY Pin and Enable Function

PV88080 uses the STBY pin to further increase the versatility of the sequencing engine.

The SYSTEM\_END slot is controlled by the STBY pin. It provides a standby mode to disable some power rails and suspend function between sequences. If STBY = 0, the power sequence runs to the end of the sequence. If STBY = 1, the power-down sequence runs until standby mode is reached. Essentially, all of the slots after SYSTEM\_END are turned off. This allows the bucks to cycle down whenever the STBY pin is asserted.

For example, in Figure 1, the SYSTEM\_END is in SLOT5, Bucks 1 to 3 are controlled by STBY pin. The delay time between STBY and Buck1 can be set by a slot time as well.

Application Note	Revision 1.0	23-July-2017
0500011	0-644	© 0047 Distan Oseris en dustan



#### **Company Confidential**



**Company Confidential** 

#### PV88080 Voltage Rail Sequencing

SYSTEM\_END can also be used for systems that need some always-on power rails and others that are disabled in standby. For this arrangement, the always-on power rails are set to the slots before SYSTEM\_END, and the others are set to the slots after the SYSTEM\_END slot.

For example, if the HV\_BUCK is in SLOT3 and SYSTEM\_END is in SLOT5, the HV\_BUCK will remain on when STBY is asserted; the other power rails will shut down.

If SEQ\_TIME = 2.048 ms and SET\_DUMMY = 4.096 ms, if the STBY pin is pulled high and then the device is powered, the sequence will remain at the end of SYSTEM\_END. After HV\_BUCK is ready, pulling STBY low, Buck1 will follow its start-up sequence as in Figure 6. There is a dummy slot delay to Buck1between STBY and Buck1 of approximately 4 ms.




Figure 6: STBY Sequencing Control in Power-Down Mode

If STBY is pulled high after the entire power sequence has already run, the sequence will move back to the start of SLOT5, meaning, the system moves back to standby from active mode. Therefore, if the system is pulled low again, the delay is equal to

SLOT5 + SLOT6: 4.096 ms + 4.096 ms = 8.192 ms, see Figure 6.




Figure 7: STBY Sequencing Control



# **Company Confidential**

#### 4.4 GPIO and Multiple PV88080 Control




Figure 8: Multiple PV88080 Connection

For systems that need more than four power rails, the sequence of multiple PV88080 devices can be controlled using the GPIO and STBY functions.

PV88080-1 acts as the master and the others act as slaves. One GPIO pin is configured as the power sequence control GPO in PV88080-1 and connected to the other PV88080 STBY pin.

				Set the GPIO	function	
GPIO_DATA_OUT			GPIO 0 CONF		GPIO 1 CONF	
GPO_SDA_OUT	0		GPIO_0_FUNC_SEL	Power Sequ 🗸	GPIO_1_FUNC_SEL	Pure GPIO 🔍
GPIO_NIRQ_OUT	0		GPIO_0_ACTIVE_L	Default	GPIO_1_ACTIVE_L	Default
GPIO_OUT	0		GPIO_0_PD	Pull down dis	GPIO_1_PD	II down disable
			GPIO_0_PU	Pull up disable	GPIO_1_PU	Pull up disable
			GPIO_0_PP	Push-Pull	GPIO_1_PP	Push-Pull
			GPIO_0_OUT_EN	GPO	GPIO_1_OUT_EN	GPO
0×18	0x00	3	0x19	0x23 ÷	0×1A	0x03
GPIO_UP_SEQ_CON	F		GPIO_DN_SEQ_CON	F	GPO_SDA_SEQ_CON	F
GPIO 1 UP STEP	0	$\sim$	GPIO 1 DN STEP	0 🗸	GPO_SDA_DN_STEP	0 🗸
GPIO_0_UP_STEP	6	$\sim$	GPIO_0_DN_STEP	6 🗸	GPO_SDA_UP_STEP	0 🗸
		- 1	<b>`</b>			
	Set the	GP	'IO slot			
0x1D	0x06	3	0x1E	0x06	0x1F	0x00

**Figure 9: GPIO Function Selection** 

In Figure 8, assuming the STBY signal is low (not active) at power-on reset, the sequencer will run through all 16 slots and turn on all bucks. The sequencer is then held at the POWER\_END slot. If the STBY signal is asserted high, then the sequencer turns on and loops back to the SYSTEM\_END slot and begins to move through the remaining slots, turning off any bucks that are in the path. Once this occurs, the sequencing will go back to the SYSTEM\_END slot and wait for STBY to go inactive. Once this happens then the sequencer begins to move through the slots and turns on all bucks in the path.

If the STBY signal is asserted at power-up then the 16 slot sequence is run through up to the slot where SYSTEM\_END is assigned. Any bucks before SYSTEM\_END will be turned on. Any buck assigned to slots after SYSTEM\_END will not turn on until the STBY signal is deasserted. Once this happens then the sequencer will run through the remaining slots and turn on any bucks assigned to slots after SYSTEM\_END. The sequencer will then loop back to the SYSTEM\_END slot and wait until STBY is reasserted. Thus, all bucks are on at this point. It should be noted that if in a slave arrangement, as shown above, the GPIO of the master controls the STBY pin of the slave. Thus, in order for the master to have control of the buck sequence in the slave, the bucks in the slave need to be assigned to slots after SYSTEM\_END in the slave sequencer. This is because any buck that is assigned a slot before SYSTEM\_END in the slave will come on at power-on reset independent of the state of the STBY pin. Additionally, by design the sequencer, in both the master and the slave, will

#### Application Note

#### **Revision 1.0**

not run until internal initialization (OTP load) is complete. This allows the state of the GPIO/STBY pins to be established before the sequencer begins to run.

# 5 Conclusion

PV88080 provides flexible sequencing control with OTP and I<sup>2</sup>C setup and commands. This reduces the BOM, die area, and host GPIOs, therefore, improving reliability with reduced component count.

23-July-2017







#### **Company Confidential**

# **Revision History**

Revision	Date	Description
1.0	<23-Jul-2017>	Initial version.

**Application Note** 

# **AN-PV-005**

### PV88080 Voltage Rail Sequencing



#### **Company Confidential**

#### **Disclaimer**

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification and the design of the related semiconductor products, software and applications.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor's Standard Terms and Conditions of Sale, available on the company website (www.dialog-semiconductor.com) unless otherwise stated.

Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of their respective owners.

© 2017 Dialog Semiconductor. All rights reserved.

# Contacting Dialog Semiconductor

United Kingdom (Headquarters) Dialog Semiconductor (UK) LTD Phone: +44 1793 757700

#### Germany

Dialog Semiconductor GmbH Phone: +49 7021 805-0

#### The Netherlands

Dialog Semiconductor B.V. Phone: +31 73 640 8822 Email:

enquiry@diasemi.com

# **Application Note**

#### North America

Dialog Semiconductor Inc. Phone: +1 408 845 8500

#### Japan

Dialog Semiconductor K. K. Phone: +81 3 5425 4567

#### Taiwan

Dialog Semiconductor Taiwan Phone: +886 281 786 222 Web site

www.dialog-semiconductor.com

Singapore

Hong Kong

#### Dialog Semiconductor Korea Phone: +82 2 3469 8200

Dialog Semiconductor Singapore

Dialog Semiconductor Hong Kong

Phone: +65 64 8499 29

Phone: +852 3769 5200

China (Shenzhen)

Dialog Semiconductor China Phone: +86 755 2981 3669

China (Shanghai) Dialog Semiconductor China Phone: +86 21 5424 9058

**Revision 1.0** 

© 2017 Dialog Semiconductor

23-July-2017

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.