

## RL78/G12 DMA Controller (A/D Converter)

APPLICATNION NOTE

R01AN1032EJ0120 Rev. 1.20 Sep.03, 2015

## Introduction

This application note explains how to transfer data between the A/D converter and the on-chip RAM through the DMA controller. The A/D conversion results are transferred to the on-chip RAM through the DMA controller. The sample application covered in this application note performs A/D conversion on four channels of analog input voltages and stores the A/D conversion results in the on-chip RAM through the DMA controller. On the LED display, the sample application displays the number of the channel that has the largest total of the A/D conversion results.

## **Target Device**

RL78/G12

When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program.



## Contents

1.	Specifications				
2.	Operation Check Conditions				
3.	Related Application Notes	. 5			
4.	Description of the Hardware	. 6			
4.1	Hardware Configuration Example	. 6			
4.2	List of Pins to be Used	. 6			
5.	Description of the Software				
5.1	Operation Outline	. 7			
5.2	List of Option Byte Settings				
5.3	List of Constants	. 8			
5.4	List of Variables	. 8			
5.5	List of Functions (Subroutines)				
5.6	Function Specifications	10			
5.7	Flowcharts 1				
5.7.					
5.7.					
5.7.	1				
5.7.					
5.7.					
5.7.					
5.7.					
5.7.	8 Main Processing	33			
6.	6. Sample Code				
7.	7. Documents for Reference				
Revi	sion Record	37			



## 1. Specifications

This application note explains how to transfer data between the A/D converter and the on-chip RAM through the DMA controller. The A/D converter is used in scan mode. The sample application covered in this application note performs A/D conversion on four channels of analog input voltages and stores the A/D conversion results in the on-chip RAM through the DMA controller. The sample application performs A/D conversion on the four channels sequentially and repeats this cycle 10 times. The application totals 10 cycles of A/D conversion results for each channel. On the LED display, the application displays the number of the channel that has the largest total of the A/D conversion results.

Table 1.1 shows peripheral functions to be used and their uses. Table 1.2 lists an example of sampling results and LED indications. Figure 1.1 shows the outline of the A/D converter and DMA controller operations.

Peripheral Function	Use
A/D converter	Converts the level of analog signal input.
DMA controller	Controls the transfer of A/D conversion results to RAM.
P13 and P14	Turns on and off LEDs (LED1 and LED2).

# Table 1.2 Example of Sampling Results and LED Indications at has the Largest Total of A/D Conversion LED Indication

Channel that has the Largest Total of A/D Conversion	LED Indication	
Results	LED1 (P13)	LED2 (P14)
Channel 0	Off	Off
Channel 1	On	Off
Channel 2	Off	On
Channel 3	On	On






Figure 1.1 Outline of A/D Converter Conversion and DMA Controller Operations



## 2. Operation Check Conditions

The sample code described in this application note has been checked under the conditions listed in the table below.

Item	Description	
Microcontroller used	RL78/G12 (R5F1026A)	
Operating frequency	High-speed on-chip oscillator (HOCO) clock: 24 MHz	
	CPU/peripheral hardware clock: 24 MHz	
Operating voltage 5.0 V (Operation is possible over a voltage range of 3.8 V to 5.5 V.)		
	LVD operation (V <sub>LVI</sub> ): Reset mode which uses 3.75 V (3.68 V to 3.82 V)	
Integrated development environment	CubeSuite+ V1.00.02 from Renesas Electronics Corp.	
Assembler	RA78K0R V1.50 from Renesas Electronics Corp.	
Board to be used	RL78/G12 target board (QB-R5F1026A-TB)	

Table 2.1	<b>Operation Check Conditions</b>
-----------	-----------------------------------

## 3. Related Application Notes

The application notes that are related to this application note are listed below for reference.

RL78/G12 Initialization (R01AN1030E) Application Note

RL78/G12 A/D Converter (Software Trigger and Sequential Conversion Modes) (R01ANxxxE) Application Note



#### 4. Description of the Hardware

#### 4.1 Hardware Configuration Example

Figure 4.1 shows an example of the hardware configuration used for this application note.




Figure 4.1 Hardware Configuration

Note: Only for 30-pin products.

- Cautions: 1. The purpose of this circuit is only to provide the connection outline and the circuit is simplified accordingly. When designing and implementing an actual circuit, provide proper pin treatment and make sure that the hardware's electrical specifications are met (connect the input-only ports separately to V<sub>DD</sub> or V<sub>SS</sub> via a resistor).
  - 2.  $V_{DD}$  must be held at not lower than the reset release voltage ( $V_{LVI}$ ) that is specified as LVD.

#### 4.2 List of Pins to be Used

Table 4.1 lists the pins to be used and their functions.

Pin Name	I/O	Description
P20/ANI0	Input	A/D converter analog input port 0
P21/ANI1	Input	A/D converter analog input port 1
P22/ANI2	Input	A/D converter analog input port 2
P23/ANI3	Input	A/D converter analog input port 3
P13	Output	LED lighting (LED1) control port
P14	Output	LED lighting (LED2) control port

Table 4.1 Pins to be Used and their Functions



## 5. Description of the Software

#### 5.1 Operation Outline

The sample application covered in this application note uses the DMA controller to transfer the A/D conversion results to the on-chip RAM.

The application converts the analog voltage input to ANI0 to ANI3 into digital data using the software trigger, scan mode, and sequential conversion mode of the A/D converter. An A/D conversion end interrupt request is generated upon completion of an A/D conversion. This interrupt request is used as a DMA start source and starts the transfer of the A/D conversion results to the on-chip RAM.

The application performs A/D conversion on the channels sequentially and repeats this cycle 10 times. It totals 10 cycles of A/D conversion results for each channel. On the LED display, it displays the number of the channel that has the largest total of the A/D conversion results.

(1) Initialize the peripheral functions.

<A/D converter>

- Pins P20/ANI0 to P23/ANI3 are used for the analog inputs.
- Set A/D conversion channel selection mode to scan mode.
- Set A/D conversion operation mode to sequential conversion mode.
- Start A/D conversion by using the software trigger.

<DMA controller>

- Set the DMA transfer direction to "SFR to on-chip RAM."
- Use the A/D conversion end interrupt as a DMA start source.
- Set the ADCR register in which the A/D conversion results are stored to a DMA transfer source.
- Keep an area for storing 40 cycles (4 channels × 10 cycles) of A/D conversion results.
- Set the start address of the above area for storing A/D conversion results to a DMA transfer destination.
- (2) Start the A/D conversion. When the A/D conversion ends, the A/D conversion results are transferred to the ADCR register and an A/D conversion end interrupt (INTAD) is generated. The A/D conversion is performed on each of ANI0 to ANI3.
- (3) DMA operation is triggered by the occurrence of the INTAD. The A/D conversion results are read from the ADCR register and stored in the designated locations in the area for storing the A/D conversion results sequentially.
- (4) A DMA end interrupt is generated when 40 cycles of DMA transfer end. The application resets the DMA transfer source to the start address of the area for storing A/D conversion results. It also resets the number of DMA transfers to 40.
- (5) The application totals 10 cycles of A/D conversion results for each channel in parallel to A/D conversion and DMA transfer. The application uses the multiplier and divider/multiply-accumulator (MAC) in the multiply-accumulator mode to shorten the time to calculate the total of the A/D conversion results, causing the MAC to shift and accumulate the conversion results. Thus, the buffer is prevented from overrunning in parallel operation. After comparing the totals of the A/D conversion results, on the LED display, the application displays the number of the channel that has the largest total of the A/D conversion results. If there are two or more channels that have the largest total of the A/D conversion results, the smallest channel number is displayed.
- (6) Subsequently, the application repeats steps from step (3).



## 5.2 List of Option Byte Settings

Table 5.1 summarizes the settings of the option bytes.

Address	Value	Description
000C0H	01101110B	Disables the watchdog timer.
		(Stops counting after the release from the reset status.)
000C1H	01010011B	LVD reset mode, V <sub>LVI</sub> : 3.75 V (3.68 to 3.82 V)
000C2H	11100000B	HS mode, HOCO: 24 MHz
000C3H	10000101B	Enables the on-chip debugger.

#### Table 5.1 Option Byte Settings

## 5.3 List of Constants

Table 5.2 lists the constants that are used in this sample program.

Table 5.2	Constants for the Sample Program
-----------	----------------------------------

Constant	Setting	Description
CHNELNO	4	Number of channels targeted for A/D
		conversion
ADTIME	10	Number of A/D conversion cycles
DMA0_COUNT	CHNELNO × ADTIME	Number of DMA transfers

## 5.4 List of Variables

Table 5.3 lists the global variables that are used in this sample program.

Table 5.3	<b>Global Variables</b>
-----------	-------------------------

Туре	Variable Name	Contents	Function Used
16-bit variable × 4 channels	RADBUF	Area for storing the 10-bit A/D conversion results First cycle for channel 0	main
16-bit variable × 4 channels	RADBUF2	Area for storing the 10-bit A/D conversion results Second cycle for channel 0	main
16-bit variable × 4 channels (× 8 times)	RADBUF3 to RADBUF10	Area for storing the 10-bit A/D conversion results Third to tenth cycles for channel 0	main
16-bit variable	RSUMDATA0	Area for saving and storing the total of the A/D conversion results in the first cycle for channel 0	main
16-bit variable	RSUMDATA1	Area for saving and storing the total of the A/D conversion results in the first cycle for channel 1	main
16-bit variable	RSUMDATA2	Area for saving and storing the total of the A/D conversion results in the first cycle for channel 2	main
16-bit variable	RSUNDATA3	Area for saving and storing the total of the A/D conversion results in the first cycle for channel 3	main



## 5.5 List of Functions (Subroutines)

Table 5.4 lists the functions that are used in this sample program.

Function (Subroutine) Name	Outline
RESET_START	Initializes the CPU at reset start and starts main.
SINIDMA	Makes initial setup of DMA controller transfer.
SINIADC	Makes initial setup of the A/D converter.
STARTDMA0	Starts the DMA controller.
SSTARTAD	Starts A/D conversion.
main	Overall processing

#### Table 5.4 Functions (Subroutines)



## 5.6 Function Specifications

This section describes the specifications for the functions that are used in the sample program.

#### [Function Name] SINIDMA

Synopsis	Makes initial setup of DMA transfer.
Declaration	·
Explanation	This function sets a DMA destination address in the on-chip RAM and the number of transfer cycles.
Arguments	None
Return value	None
Remarks	None

#### [Function Name] SINIADC

Synopsis	Makes initial setup of the A/D converter.
Declaration	-
Explanation	This function makes initial setup the A/D converter to the sequential scan mode.
Arguments	None
Return value	None
Remarks	None

#### [Function Name] STARTDMA0

Synopsis	Starts the DMA controller.
Declaration	-
Explanation	This function starts the control of DMA transfer.
	It performs the following processing:
	<ul> <li>Clears the DMA transfer end interrupt request.</li> </ul>
	<ul> <li>Enables DMA transfer end interrupts.</li> </ul>
	<ul> <li>Enables DMA transfer and transitions to the DMA transfer trigger wait mode.</li> </ul>
Arguments	None
Return value	None
Remarks	None

#### [Function Name] SSTARTAD

Synopsis	Starts A/D conversion.
Declaration	-
Explanation	This function starts A/D conversion.
	It performs the following processing:
	<ul> <li>Clears the A/D conversion end interrupt request.</li> </ul>
	<ul> <li>Disables A/D conversion end interrupts.</li> </ul>
	Starts A/D conversion.
Arguments	None
Return value	None
Remarks	None



[Function Name] main	
Synopsis	Overall procesing for the sample application
Declaration	•
Explanation	This function performs processing after initial setup.
	It performs the following processing:
	Enables DMA operation.
	Starts A/D conversion.
	Waits the end of DMA transfer.
	Resets and starts DMA transfer.
	<ul> <li>Totals the A/D conversion results for each channel.</li> </ul>
Arguments	None
Return value	None
Remarks	None



#### 5.7 Flowcharts

Figure 5.1 shows the overall flow of the sample program described in this application note.




Figure 5.1 Overall Flow



#### 5.7.1 CPU Initialization Function

Figure 5.2 shows the flowchart for the CPU initialization function (reset start function).




Figure 5.2 Reset Start Function



#### 5.7.2 I/O Port Setup

Figure 5.3 shows the flowchart for I/O port setup.




Figure 5.3 I/O Port Setup Function

- Note: Refer to the section entitled "Flowcharts" in RL78/G12 Initialization Application Note (R01AN1030E) for the configuration of the unused ports.
- Caution: Provide proper treatment for unused pins so that their electrical specifications are observed. Connect each of any unused input-only ports to  $V_{DD}$  or  $V_{SS}$  via a separate resistor.



Setting up the channel to be used for A/D conversion

- A/D port configuration register (ADPC) Switches between A/D converter analog input and port digital I/O.
- Port mode register 2 (PM2) Selects the I/O mode of each port.

Symbol: ADPC

7	6	5	4	3	2	1	0
0	0	0	0	0	ADPC2	ADPC1	ADPC0
0	0	0	0	0	0	0	0

Bits 3 to 0

ADPC2	ADPC1	ADPC0	Available analog input
0	0	0	ANI0 to ANI3
0	0	1	None
0	1	0	ANIO
0	1	1	ANI0 and ANI1
1	0	0	ANI0 to ANI2
Other than above		ove	Setting prohibited

Symbol: PM2

7	6	5	4	3	2	1	0
PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20
х	х	х	х	1	1	1	1

Bits 3 to 0

1	Input mode (output buffer off)
0	Output mode (output buffer on)
PM23 to PM20	P23 to P20 I/O mode selection



Setting up LED ports

• Port mode register 1 (PM1)

Symbol: PM1

7	6	5	4	3	2	1	0
PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10
0	0	0	0	0	0	0	0

Bit 4

PM14	P14 pin I/O mode selection
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Bit 3

PM13	P13 pin I/O mode selection						
0	Output mode (output buffer on)						
1	Input mode (output buffer off)						



#### 5.7.3 Clock Generation Circuit Setup

Figure 5.4 shows the flowchart for clock generation circuit setup.




Figure 5.4 Clock Generation Circuit Setup

Caution: For details on the procedure for setting up the clock generation circuit (SINICLK), refer to the section entitled "Flowcharts" in RL78/G12 Initialization Application Note (R01AN1030E).



#### 5.7.4 Making Initial Setup of the DMA Controller

Figure 5.5 shows the flowchart for making initial setup of the DMA controller.




Figure 5.5 Initial Setup of DMA Controller



Disabling DMA channel 0

• DMA operation control register (DRC0)

Symbol: DRC0

7	6	5	4	3	2	1	0
DEN0	0	0	0	0	0	0	DST0
1/0	0	0	0	0	0	0	0

Bit 7

DEN0	DMA operation enable flag						
0	Disables DMA channel 0 (stops operating clock of DMA).						
0	Disables DMA setup processing.						
1	Enables DMA channel 0.						
	Enables DMA setup processing.						

Bit 0

DST0	DMA transfer mode flag
0	DMA transfer of DMA channel 0 is completed.
	DMA transfer of DMA channel 0 is not completed (still under execution).

Controlling DMA transfer end interrupts (20-pin and 24-pin products)

• Interrupt mask flag register (MK0L) Set interrupt mask.

Symbol: MK0L

7	6	5	4	3	2	1	0
DMAMK1	DMAMK0	PK3	PK2	PK1	PK0	LVIMK	WDTIMK
х	1	х	х	х	х	х	х

Bit 6

DMAMK0	Interrupt processing control
0	Enables interrupts.
1	Disables interrupts.



Setting up DMA channel 0 transfer mode

 DMA mode control register (DMC0) Set DMA transfer direction to SFR to on-chip RAM. Set transfer data size to 16 bits. Specify DMA transfer on DMA startup request. Select UART0 transfer end interrupt as DMA startup source.

Symbol: DMC0

7	6	5	4	3	2	1	0
STG0	DRS0	DS0	DWAIT0	IFC03	IFC02	IFC01	IFC00
0	0	1	0	0	0	0	1

Bit 6

DRS0	Selection of DMA transfer direction						
0	SFR to on-chip RAM						
1	On-chip RAM to SFR						

Bit 5

DS0	Specification of transfer data size for DMA transfer
0	8 bits
1	16 bits

Bit 4

DWAIT0	Pending of DMA transfer
0	Executes DMA transfer upon DMA start request (not held pending).
1	Holds DMA start request pending if any.



15000	IFC02	IFC01	IFC00	Selection of DMA start source			
IFC03	IFC02	IFC01	IFCOU	Trigger Signal	Trigger contents		
0	0	0	0	—	Disable DMA transfer by interrupt.		
					(Only software trigger is allowed.)		
0	0	0	1	INTAD	A/D conversion end interrupt		
0	0	1	0	INTTM00	End of timer channel 0 count end or capture interrupt		
0	0	1	1	INTTM01	End of timer channel 1 count end or capture interrupt		
0	1	0	0	INTTM02	End of timer channel 2 count end or capture interrupt		
0	1	0	1	INTTM03	End of timer channel 3 count end or capture interrupt		
0	1	1	0	INTSTO/INTCSI00	UART0 transmission transfer end or buffer empty interrupt/CSI00 transfer end or buffer empty interrupt		
0	1	1	1	INTSR0/INTCSI01	UART0 reception transfer end interrupt/CSI01 transfer end, or buffer empty interrupt		
1	0	0	0	INTST1	UART1 transmission transfer end, buffer empty interrupt		
1	0	0	1	INTSR1/INTCSI11	UART1 reception transfer end interrupt/CSI11 transfer end or buffer empty interrupt		
1	0	1	0	INTST2/INTCSI20	UART2 transmission transfer end interrupt/CSI20 transfer end or buffer empty interrupt		
1	0	1	1	INTSR2	UART2 reception transfer end interrupt		
	Other that	an above		Setting prohibited			

Bits 3 to 0

Setting up SFR for source of DMA channel 0 transfer

• DMA SFR address register 0 (DSA0) Set SFR for the source of DMA transfer to ADCR (0x1E).

Symbol: DSA0

7	6	5	4	3	2	1	0
0	0	0	1	1	1	1	0

• DMA RAM address register 0 (DRA0) Set up the RAM address of DMA transfer destination.

Symbol: DRA0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Set up start address RADBUF in the A/D conversion result buffer area.



Setting up DMA channel 0 transfer count

• DMA byte count register 0 (DBC0) Specify number of DMA transfers.

Symbol: DBC0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0

Set the number of DMA transfers to 40 times.



#### 5.7.5 Making Initial Setup of the A/D Converter

Figure 5.6 shows the flowchart for making initial setup of the A/D converter.




Figure 5.6 Initial Setup of A/D Converter



Starting the supply of clock to the A/D converter

• Peripheral enable register 0 (PER0) Starts the supply of the clock to the A/D converter.

Symbol: PER0

7	6	5	4	3	2	1	0
RTCEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN
х	0	1	х	х	х	0	х

Bit 5

ADCEN	Control of A/D converter input clock supply						
0	Stops supply of input clock.						
1	Starts supply of input clock.						

Controlling A/D conversion interrupt (20-pin and 24-pin products)

- Interrupt mask flag register (MK1L)
- Interrupt request flag register (IF1L)

Symbol: MK1L

7	6	5	4	3	2	1	0
1	FLMK	MDMK	KRMK	TMKAM K	ADMK	ТММК03	TMMK02
1	х	х	х	х	1	х	х

Bit 2

ADMK	Interrupt processing control					
0	Enables interrupts.					
1	Disables interrupts.					

Symbol: IF1L

7	6	5	4	3	2	1	0
0	FLIFK	MDIF	KRIF	TMKAIF	ADIF	TMIF03	TMIF02
0	х	х	х	х	0	х	х

Bit 2

ADIF	Interrupt request flag
0	No interrupt request signal is generated
1	Interrupt request signal is generated, interrupt request status



Controlling A/D conversion interrupt (30-pin products)

- Interrupt mask flag register (MK1H)
- Interrupt request flag register (IF1H)

Symbol: MK1H

7	6	5	4	3	2	1	0
TMMK04	0	0	0	0	ITMK	0	ADMK
х	0	0	0	0	х	0	1

Bit 0

ADMK	Interrupt processing control					
0	Enables interrupts.					
1	Disables interrupts.					

Symbol: IF1H

7	6	5	4	3	2	1	0
TMIF04	0	0	0	0	ITIF	0	ADIF
х	0	0	0	0	х	0	0

Bit 0

ADIF	Interrupt request flag
0	No interrupt request signal is generated
1	Interrupt request signal is generated, interrupt request status



Setting up the A/D conversion time and operating mode

• A/D converter mode register 0 (ADM0) Controls the A/D conversion. Specifies the A/D channel selection mode.

Symbol: ADM0

7	6	5	4	3	2	1	0
ADCS	ADMD	FR2	FR1	FR0	LV1	LV0	ADCE
х	1	1	0	1	0	0	х

Bit 6

ADMD	A/D channel selection mode select
0	Select mode
1	Scan mode

Bits 5 to 1

	D Cor legiste				Mode	Conversion Clock (fad)	Number of Conversion	Conversion Time		Conve		e at 10-Bit I ≤ Vpp ≤ 5.5 `		
FR2	FR1	FR0	LV1	LV0			Clock Note		fcьк = 1 MHz	fclк= 2 MHz	fclk= 4 MHz	fc∟к <i>=</i> 8 MHz	fc∟к <i>=</i> 16 MHz	fc∟к <i>=</i> 24 MHz
0	0	0	0	0	Normal 1	fclк/64	19 fad (number of	1216/fclк	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	76 <i>μ</i> s	50.67 <i>μ</i> s
0	0	1				fclк/32	sampling	608/fclк				76 <i>μ</i> s	38 <i>µ</i> s	25.33 <i>µ</i> s
0	1	0				fclк/16	clock: 7 fad)	<b>304/f</b> ськ			76 <i>μ</i> s	38 <i>µ</i> s	19 <i>µ</i> s	12.67 <i>µ</i> s
0	1	1				fськ/8		152/fclк		76 <i>μ</i> s	38 <i>µ</i> s	19 <i>μ</i> s	9.5 <i>μ</i> s	6.33 <i>μ</i> s
1	0	0				fськ/6		114/fськ		57 <i>μ</i> s	28.5 <i>μ</i> s	14.25 <i>μ</i> s	7.125 <i>μ</i> s	4.75 <i>μ</i> s
1	0	1				fс∟к/5		<b>95/f</b> с∟к	95 <i>μ</i> s	47.5 μs	23.75 µs	11.875 <i>μ</i> s	5.938 <i>μ</i> s	3.96 <i>μ</i> s
1	1	0				fськ/4		<b>76/f</b> ськ	76 <i>μ</i> s	38 <i>µ</i> s	19 <i>µ</i> s	9.5 <i>μ</i> s	4.75 <i>μ</i> s	3.17 <i>μ</i> s
1	1	1				fclк/2		<b>38/f</b> с⊥к	38 <i>µ</i> s	19 <i>µ</i> s	9.5 <i>µ</i> s	4.75 <i>μ</i> s	2.375 <i>µ</i> s	Setting prohibited
0	0	0	0	1	Normal 2	fclк/64	17 fad (number of	1088/fclк	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	68 <i>μ</i> s	45.33 <i>μ</i> s
0	0	1				fclк/32	sampling	544/fclк				68 <i>µ</i> s	34 <i>µ</i> s	22.67 <i>µ</i> s
0	1	0				fclк/16	clock: 5 fad)	272/fclк			68 <i>µ</i> s	34 <i>μ</i> s	17 <i>µ</i> s	11.33 <i>µ</i> s
0	1	1				fclк/8	IAD)	136/fськ		68 <i>µ</i> s	34 <i>µ</i> s	17 <i>μ</i> s	8.5 <i>μ</i> s	5.67 <i>μ</i> s
1	0	0				fclк/6		102/fclк		51 <i>μ</i> s	25.5 <i>μ</i> s	12.75 <i>μ</i> s	6.375 <i>μ</i> s	4.25 <i>μ</i> s
1	0	1				fclк/5		<b>85/f</b> с∟к	85 <i>µ</i> s	42.5 <i>µ</i> s	21.25 <i>µ</i> s	10.625 <i>µ</i> s	5.3125 <i>μ</i> s	3.54 <i>μ</i> s
1	1	0				fс∟к/4		<b>68/f</b> ськ	68 <i>µ</i> s	34 <i>µ</i> s	17 <i>μ</i> s	8.5 <i>μ</i> s	4.25 <i>μ</i> s	2.83 <i>µ</i> s
1	1	1				fс∟к/2		34/fclк	34 <i>μ</i> s	17 <i>μ</i> s	8.5 <i>µ</i> s	4.25 <i>μ</i> s	2.125 <i>µ</i> s	Setting prohibited
	Othe	er tha	n the	abov	/e	-	-	-	Setting p	prohibited				



#### Setting up the A/D conversion trigger mode

• A/D converter mode register 1 (ADM1) Selects the A/D conversion trigger mode. Selects the A/D conversion operating mode.

Symbol: ADM1

7	6	5	4	3	2	1	0
ADTMD1	ADTMD0	ADSCM	0	0	0	ADTRS1	ADTRS0
0	0	0	0	0	0	0	0

Bits 1 and 0

ADTRS1	ADTRS0	ADTRS0 Selection of the hardware trigger signal		
0	0	Do not use the hardware trigger.		
0	1	End of timer channel 1 count or capture end interrupt signal (INTTM01)		
1	0	Real-time clock interrupt signal (INTRTC)		
1	1	Interval timer interrupt signal (INTIT)		

Bit 5

ADSCM	Specification of the A/D conversion mode
0	Sequential conversion mode
1	One-shot conversion mode

Bits 7 and 6

ADTMD1	ADTMD0	Selection of the A/D conversion trigger mode			
0		Software trigger mode			
1	0	Hardware trigger no-wait mode			
1	1	Hardware trigger wait mode			



Setting up the reference voltage

• A/D converter mode register 2 (ADM2) Sets up the reference voltage source.

Symbol: ADM2

7	6	5	4	3	2	1	0
ADREFP1	ADREFP0	ADREFM	0	ADRCK	AWC	0	ADTYP
0	0	0	0	0	0	0	0

Bit 0

ADTYP	Selection of the A/D conversion resolution			
0	10-bit resolution			
1	8-bit resolution			

#### Bit 2

AWC	Specification of the wakeup function (SNOOZE mode)			
0	Do not use the SNOOZE mode function.			
1	Use the SNOOZE mode function.			

#### Bit 3

ADCRK	Checking the upper limit and lower limit conversion results			
	The interrupt signal (INTAD) is output when the ADLL register $\leq$ the ADCR register $\leq$ the ADUL register.			
	Interrupt signal (INTAD) is output when ADCR register < ADLL register and ADUL register < ADCR register.			

#### Bit 5

ADREFM	Selection of the – side reference voltage source of the A/D converter				
0	Supplied from V <sub>SS</sub> .				
1	Supplied from P21/AV <sub>REFM</sub> /ANI1.				

#### Bits 7 and 6

ADREFP1	ADREFP0	Selection of the + side reference voltage source of the A/D converter
0	0	Supplied from V <sub>DD</sub> .
0	1	Supplied from P20/AV <sub>REFP</sub> /ANI0.
1	0	Supplied from internal reference voltage (1.44 V).
1	1	Setting prohibited



Setting up the conversion result comparison upper limit/lower limit

- Conversion result comparison upper limit setting register (ADUL)
- Conversion result comparison low limit setting register (ADLL) Sets up the conversion result comparison upper and lower limits.

Symbol: ADUL

7	6	5	4	3	2	1	0
ADUL7	ADUL6	ADUL5	ADUL4	ADUL3	ADUL2	ADUL1	ADUL0
1	1	1	1	1	1	1	1

Symbol: ADLL

7	6	5	4	3	2	1	0
ADLL7	ADLL6	ADLL5	ADLL4	ADLL3	ADLL2	ADLL1	ADLL0
0	0	0	0	0	0	0	0

Specifying the input channel

• Analog input channel register (ADS) Specifies the input channel for the analog signal targeted for A/D conversion.

Symbol: ADS

7	6	5	4	3	2	1	0
ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0
0	0	0	0	0	0	0	0

Bit 7, 4 to 0

		4000			ADS1 ADS0 -		Analog Input Channel			
ADISS	ADS4	ADS3	ADS2	ADST	AD50	Scan 0	Scan 1	Scan 2	Scan 3	
0	0	0	0	0	0	ANI0	ANI1	ANI2	ANI3	
0	0	0	0	0	1	ANI1	ANI2	ANI3		
0	0	0	0	1	0	ANI2	ANI3			
0	0	0	0	1	1	ANI3				
	(	Other tha	n above			Setting prohibited				



#### 5.7.6 Enabling the DMA Controller

Figure 5.7 shows the flowchart for enabling the DMA controller.




Figure 5.7 Enabling the DMA Controller

Setting up DMA channel 0 operation trigger wait mode

• DMA operation control register (DRC0)

Symbol: DRC0

7	6	5	4	3	2	1	0
DEN0	0	0	0	0	0	0	DST0
1	0	0	0	0	0	0	1

Bit 7

DEN0	DMA operation enable flag					
0	Disables operation of DMA channel 0 (stop DMA operation clock).					
0	Disables DMA setup processing.					
4	Enables operation of DMA channel 0.					
1	Enables DMA setup processing.					

Bit 0

DST0	DMA transfer mode flag	
0	DMA transfer of DMA channel 0 is completed.	
1	DMA transfer of DMA channel 0 is not completed (still under execution).	
DMAC wa	aits for a DMA trigger when DST0 = 1 after DMA operation is enabled (DEN0	) = 1).



#### RL78/G12

Preparing for enabling DMA transfer end interrupts (20-pin and 24-pin products))

- Interrupt request flag register (IF0L) Clear interrupt request flag.
- Interrupt mask flag register (MK0L) Clear interrupt mask.

Symbol: IF0L

7	6	5	4	3	2	1	0
DMAIF1	DMAIF0	PIF3	PIF2	PIF1	PIF30	LVIF	WDTIF
х	0	х	х	х	х	х	х

Bit 6

DMAIF0	Interrupt request flag				
0	No interrupt request signal is generated				
1	Interrupt request is generated, interrupt request status				

Symbol: MK0L

7	6	5	4	3	2	1	0
DMAMK1	DMAMK0	PMK3	PMK2	PMK1	PMK30	LVIMK	WDTIMK
х	0	х	х	х	х	х	х

Bit 6

DMAMK0	Interrupt processing control
0	Enables interrupts.
1	Disables interrupts.



#### 5.7.7 Starting A/D Conversion

Figure 5.8 shows the flowchart for starting A/D conversion.




Figure 5.8 Starting A/D Conversion



#### 5.7.8 Main Processing

Figures 5.9 to 5.11 show the flowcharts for the main processing.




Figure 5.9 Main Processing (1/3)






Figure 5.10 Main Processing (2/3)




Figure 5.11 Main Processing (3/3)

#### 6. Sample Code

The sample code is available on the Renesas Electronics Website.

#### 7. Documents for Reference

RL78/G12 User's Manual: Hardware (R01UH0200E)

RL78 Family User's Manual: Software (R01US0015E)

(The latest versions of the documents are available on the Renesas Electronics Website.)

Technical Updates/Technical Brochures

(The latest versions of the documents are available on the Renesas Electronics Website.)

## Website and Support

Renesas Electronics Website

• http://www.renesas.com/index.jsp

Inquiries

• http://www.renesas.com/contact/



## Revision Record RL78/G12 DMA Controller (A/D Converter)

Rev.	Date -	Description	
		Page	Summary
1.00	Mar.01, 2013	_	First edition issued
1.20	Sep.03,2015	14	Error collection of Figure 5.3
	-	15	Error collection of Figure 5.2
	-	26	Modification of ADM0 register's figure

All trademarks and registered trademarks are the property of their respective owners.

#### General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

- 1. Handling of Unused Pins
- Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.
  - The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on
- The state of the product is undefined at the moment when power is supplied.
  - The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
     In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
     In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses
- Access to reserved addresses is prohibited.
  - The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals
- After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.
  - When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.
     Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products
- Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.
  - The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products rystems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations.
- It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



#### SALES OFFICES

#### **Renesas Electronics Corporation**

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

 Renesas Electronics America Inc.

 2801 South Boulevard Santa Clara. C A95050-2549, U.S.A.

 Tet: +1-408-588-0000, Fax: +1-408-588-0130

 Renesas Electronics Canada Limited

 9251 Yongs Street, Suite Salos Richmond Hil, Ontario Canada L4C 9T3

 Tet: +1-905-237-2004

 Renesas Electronics Europe Limited

 Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K

 Tet: +44-1628-585-100, Fax: +44-1628-585-900

 Renesas Electronics Europe GmbH

 Arcadiastrasse 10, 40472 Düsseldorf, Germany

 Tet: +49-21-5630-0, Fax: +44-92-11-6503-1327

 Renesas Electronics (China) Co., Ltd.

 Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China

 Tet: +80-12-222-06388, Fax: +485-21-222-0999

 Renesas Electronics (China) Co., Ltd.

 Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333

 Tet: +80-222-06388, Fax: +4852 2080-902

 Renesas Electronics Taiwa Co., Ltd.

 Tel: No. 363, Fu Shing North Road, Taipei 10543, Taiwan

 Tet: +652-5668, Fax: +852 2080-902

 Renesas Electronics Malagore Pte. Ltd.

 80 Bendemeer Road, Unit #06-02 Hyllux Innovation Centre, Singapore 339949

 Tet: +65-621-2000, Fax: +62-621-3000

 Renesas Electronics Malaysia Snt.Bhd.
 </