RL78/G12

Timer Array Unit (Pulse Interval Measurement)

Introduction

This application note describes how the timer array unit (TAU) measures time intervals between pulses. This unit measures the time elapsed between pulses which arrive at the timer input pin (TI00). Then, it stores the measured value in the on-chip RAM.

Target Device

RL78/G12

When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program.

Contents

1.   Specifications

This application note provides an example of measuring intervals between input pulses on channel 0 of the timer array unit (TAU). Each time a valid edge is detected on the timer input pin (TI00), the count value of the timer is captured to measure the pulse interval. The measurement result is stored in the on-chip RAM.

Table 1.1 lists the peripheral functions to be used and their uses. Figure 1.1 presents the outline of the pulse interval measurement.

Table 1.1   Required Peripheral Functions and their Uses

Peripheral function	Use
Timer array unit channel 0	Measurement of the time interval between input pulses on the timer input pin (TI00)
TI00	Input pin for pulse signals

Figure 1.1   Outline of Pulse Interval Measurement

1.1   Maximum Frequency of Measurable Input Pulses

In this sample code, the maximum frequency of measurable input pulses is determined by the processing time of an INTTM00 interrupt. It takes 15 clocks for this sample code to complete interrupt processing after starting it. With the worst value of the interrupt response time (16 clocks) added to this, it takes 31 clocks, equal to a frequency of 770 kHz.

In this case, the interval between each input pulse is measured. If occasional measurement is allowed, the maximum frequency is the same as that of the timer input signal.

In order to measure a frequency of 770 kHz or higher, it is possible to perform DMA transfer. If the timer count clock is 6 MHz, the interval between pulses that can be input can be estimated to be approximately 2 count clocks or more. This is almost the same as the maximum frequency of timer input signals (should be assumed to be 2 MHz for safety).

1.2 Minimum Frequency of Measurable Input Pulses

The minimum frequency of measurable input pulses is determined by the overflow time of a 16-bit timer. In this application note, since a 6-MHz count clock is used for operation, counting with 16 bits allows measurement for up to approximately 92 Hz (If, in this case, the occurrence of overflow is allowed only once, this is equivalent to measuring time with 17 bits, allowing measurement for up to 46 Hz).

This sample code performs operation with up to 16 bits by default. To carry out measurement with 17 bits, change "$SET(SMALL)" to "$RESET(SMALL)" in the beginning of r_main.asm and perform a build. This reduces the minimum frequency in half, but doubles the memory necessary to store measurement data.

To measure the interval between pulses with a frequency less than this, change the setting of the TPS0 register to lower the frequency of the count clock (f_{MCK}). The measurement accuracy is reduced but measurable frequencies can be lowered.

1.3 Measurement Results

The measurement results stored in the on-chip RAM vary depending on whether "$SET(SMALL)" or "$RESET(SMALL)" is used.

(1) If "$SET(SMALL)" is used
The correct measurement results are within the range of 0006H to 0FFFFH. If an overflow occurs, the measurement result is 0000.

Measurement results are stored from the end of the storage area (results are little-endian).

The start of the area   The end of the area

Eighth value	Seventh value	Sixth value		Third value	Second value	First value

(2) If "$RESET(SMALL)" is used
Measurement results are represented in 17 bits, and reliable data are in the range from 0006H to 0FFFFH. Data within the range of 10000H to 1FFFFH are correct only if pulses with a frequency of more than approximately 46 Hz are input. The measurement results are stored as 4-byte data in the storage area.

The start of the area   The end of the area

Eighth value		Seventh value		Second value	First value	
Value of TDR00	Value of TSR00	Value of TDR00		Value of TSR00	Value of TDR00	Value of TSR00

1.4 Measurement with a Wider Range of Frequencies Regardless of the Accuracy

Since the accuracy of the high-speed OCO is 1 %, measurement results have an accuracy of only about 7 bits. Taking this into consideration, the second timer count clock is set to a value obtained by dividing a TM00 count clock by 256 to measure the width of the same pulse. If an overflow has occurred in the TM00, it is possible to measure pulses with a lower frequency (longer interval) by using the second timer value.

2.   Operation Check Conditions

The sample code contained in this application note has been checked under the conditions listed in the table below.

Table 2.1   Operation Check Conditions

Item	Description
Microcontroller used	RL78/G12 (R5F1026A)
Operating frequency	• High-speed on-chip oscillator (HOCO) clock: 24 MHz • CPU/peripheral hardware clock: 24 MHz
Operating voltage	5.0 V (Operation is possible over a voltage range of 2.9 to 5.5 V.) LVD operation (VLVI): Reset mode which uses 2.81 V (2.76 to 2.87 V)
Integrated development environment (CubeSuite+)	CubeSuite + V1.01.01 from Renesas Electronics Corp.
Assembler (CubeSuite+)	RA78K0R V1.50 from Renesas Electronics Corp.
Integrated development environment (e2studio)	e2studio V2.0.1.3 from Renesas Electronics Corp.
C compiler (e2studio)	KPIT GNURL78-ELF Toolchain V13.02 from Renesas Electronics Corp.
Board to be used	RL78/G12 target board (QB-R5F1026A-TB)

3.   Related Application Note

The application note that is related to this application note is listed below for reference.

• RL78/G12 Initialization (R01AN1030E) Application Note

4. Description of the Hardware

4.1 Hardware Configuration Example

Figure 4.1 shows an example of hardware configuration that is used for this application note.

Note 1. Only for 30-pin products

Figure 4.1 Hardware Configuration

Cautions: 1. The purpose of this circuit is only to provide the connection outline and the circuit is simplified accordingly. When designing and implementing an actual circuit, provide proper pin treatment and make sure that the hardware's electrical specifications are met (connect the input-only ports separately to V_{DD} or V_{SS} via a resistor).

2. V_{DD} must be held at not lower than the reset release voltage (V_{LVI}) that is specified as LVD.

4.2 List of Pins to be Used

Table 4.1 lists the pins to be used and their functions.

Table 4.1 Pin to be Used and Its Function

Pin Name	I/O	Description
P13/TI00 Note 1	Input	Inputs pulse signals to the 16-bit timer 00.

Note: 1. For 20 and 24-pin products.

5. Description of the Software

5.1 Operation Outline

Each time a rising edge (valid edge) is detected on the timer input pin (TI00), the sample code described in this application note captures the count value of the timer and measures the time interval between pulses which arrive at the timer input pin (TI00). When a timer interrupt (INTTM00) occurs upon completion of the capture, the sample code calculates the pulse interval and stores the calculation result in the on-chip RAM.

(1) Initialize the TAU.
<Conditions for setting>

- Use the P13/TI00 pin (for 20/24-pin products. P00/TI00 for 30-pin products) to input pulses.
- Set the operation clock of TAU channel 0 to $f_{CLK}/4$.
- Set TAU channel 0 to the capture mode.
- Selects "rising edge detection" as the input edge on the TI00 pin.
- Selects the TI00 pin input valid edge to trigger the capture.

(2) Set the TS00 bit of the timer channel start register 0 (TS0) to 1 to enable count operation. This clears the timer count register (TCR00) to 0000H and starts counting.

(3) When a valid edge is detected, the value of the timer count register (TCR00) is captured and put into the timer data register (TDR00). A timer interrupt (INTTM00) occurs upon completion of the capture. The timer count register (TCR00) is cleared to 0000H and the TAU waits for the next valid edge input.
An invalid value is captured when a timer interrupt (INTTM00) occurs upon completion of the first capture. This data is not used.

(4) In the processing of a timer interrupt (INTTM00) which occurs upon completion of the second capture, the timer data register (TDR00)'s value (pulse width) is stored in the on-chip RAM.

(5) The operation described in (4) is repeated eight times. Then, the TAU transitions to the HALT state.

5.2   List of Option Byte Settings

Table 5.1 summarizes the settings of the option bytes.

Table 5.1   Option Byte Settings

Address	Value	Description
000C0H	01101110B	Disables the watchdog timer. (Stops counting after the release from the reset state.)
000C1H	01111111B	LVD reset mode 2.81 V (2.76 to 2.87 V)
000C2H	11100000B	HS mode HOCO: 24 MHz
000C3H	10000101B	Enables the on-chip debugger.

5.3   List of Constants

Table 5.2 lists the constant that is used in this sample program.

Table 5.2   Constant for the Sample Program

Constant	Setting	Description
CAPTIMES	8	Indicates the number of times measurement is performed.

5.4   List of Variables

Table 5.3 lists the global variables.

Table 5.3   Global Variables

Type	Variable Name	Contents	Function Used
8 bits	RPWCNT	The number of remaining attempts to measure pulse intervals	main() IINTTM00
16-bit array [Note 1]	RPWLENG	Pulse interval measurement values	main() IINTTM00

Note: 1.   17-bit length. 32-bit length for measurement.

5.5 List of Functions (Subroutines)

Table 5.4 lists the functions (subroutines) that are used by this sample program.

Table 5.4 List of Functions (Subroutines)

Function Name	Outline
SSTARTPW	TAU0 channel 0 start processing
IINTTM00	INTTM00 interrupt processing

5.6 Function Specifications

This section describes the specifications for the functions that are used in this sample program.

[Function Name] SSTARTPW	
Synopsis	TAU0 channel 0 start processing
Explanation	This function unmasks TAU0 channel 0 interrupts and starts count operation.
Arguments	None
Return value	None
Remarks	None

[Function Name] IINTTM00	
Synopsis	INTTM00 interrupt processing
Explanation	This function stores the measured value of the pulse time interval into RPWLENG.
Arguments	None
Return value	None
Remarks	None

5.7   Flowcharts

Figure 5.1 shows the overall flow of the sample program described in this application note.

Figure 5.1   Overall Flow

5.7.1 CPU Initialization Function

Figure 5.2 shows the flowchart for the CPU initialization function.

Figure 5.2   CPU Initialization Function

5.7.2 I/O Port Setup

Figure 5.3 shows the flowchart for setting up the I/O ports.

SINIPORT	
Set analog-input capable pin as digital I/O	ADPC register ← 00000001B Each bit of the Port Mode Control registers ← 0
Set up port register	Set all output latches to 0.
Set the ports other than P13 as output port	Leave P13 (TI00 pin) as input. Set the other ports as output if possible.
return	

Figure 5.3   I/O Port Setup

Note: Refer to the section entitled "Flowcharts" in RL78/G12 Initialization Application Note (R01AN1030E) for the configuration of the unused ports.

Caution: Provide proper treatment for unused pins so that their electrical specifications are met. Connect each of any unused input-only ports to V_{DD} or V_{SS} via a separate resistor.

5.7.3   Clock Generation Circuit Setup

Figure 5.4 shows the flowchart for clock generation circuit setup.

```
        ┌──────────────────────────┐
        │         SINICLK          │
        └──────────────────────────┘
                     │
        ┌──────────────────────────┐      CMC register ← 00000000B: Does not use high-speed system
        │ Set up high-speed system clock │    clock
        └──────────────────────────┘      MSTOP bit ← 1
                     │
        ┌──────────────────────────┐      WUTMMCK0 bit ← 0: Stops interval timer clock
        │ Set up operation speed mode control │
        │          register          │
        └──────────────────────────┘
                     │
        ┌──────────────────────────┐      MCM0 bit ← 1: Selects high-speed OCO clock (fIH) as main
        │ Select CPU/peripheral hardware │    system clock (fMAIN).
        │        clock (fCLK)        │
        └──────────────────────────┘
                     │
        ┌──────────────────────────┐      HOCODIV2 to HOCODIV0 bits ← 000: Sets HOCO
        │     Select frequency of     │    frequency to 24 MHz
        │ high-speed on-chip oscillator │
        └──────────────────────────┘
                     │
        ┌──────────────────────────┐
        │          return          │
        └──────────────────────────┘
```

CMC register ← 00000000B: Does not use high-speed system clock

MSTOP bit ← 1

WUTMMCK0 bit ← 0: Stops interval timer clock

MCM0 bit ← 1: Selects high-speed OCO clock (f_{IH}) as main system clock (f_{MAIN}).

HOCODIV2 to HOCODIV0 bits ← 000: Sets HOCO frequency to 24 MHz

Figure 5.4   Clock Generation Circuit Setup

Caution: For details on the procedure for setting up the clock generation circuit (SINICLK), refer to the section entitled "Flowcharts" in RL78/G12 Initialization Application Note (R01AN1030E).

5.7.4   Timer Array Unit Setup

Figure 5.5 shows the flowchart for setting up the timer array unit.


Figure 5.5   Timer Array Unit Setup

(1) Starting clock signal supply to the timer array unit

- Peripheral enable register 0 (PER0)
  Start supplying clock to the timer array unit 0.

Symbol: PER0

7	6	5	4	3	2	1	0
TMKAEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN
x	0	x	x	x	x	0	1

Bit 0

TAU0EN	Control of timer array unit 0 input clock supply
0	Stops supply of input clock.
1	Supplies input clock.

Caution: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

(2) Configuring the clock frequency

- Timer clock select register 0 (TPS0)
  Select an operation clock for CK00

Symbol: TPS0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	PRS 031	PRS 030	0	0	PRS 021	PRS 020	PRS 013	PRS 012	PRS 011	PRS 010	PRS 003	PRS 002	PRS 001	PRS 000
0	0	**0**	**0**	0	0	**0**	**0**	**0**	**0**	**0**	**0**	**0**	**0**	**1**	**0**

Bits 3 to 0

PRS 003	PRS 002	PRS 001	PRS 000		Selection of operation clock (CK00)				
					f_{CLK} = 2 MHz	f_{CLK} = 5 MHz	f_{CLK} = 10 MHz	f_{CLK} = 20 MHz	f_{CLK} = 24 MHz
0	0	0	0	f_{CLK}	2 MHz	5 MHz	10 MHz	20 MHz	24 MHz
0	0	0	1	$f_{CLK}/2$	1 MHz	2.5 MHz	5 MHz	10 MHz	12 MHz
0	**0**	**1**	**0**	$f_{CLK}/2^2$	**500 kHz**	**1.25 MHz**	**2.5 MHz**	**5 MHz**	**6 MHz**
0	0	1	1	$f_{CLK}/2^3$	250 kHz	625 kHz	1.25 MHz	2.5 MHz	3 MHz
0	1	0	0	$f_{CLK}/2^4$	125 kHz	312.5 kHz	625 kHz	1.25 MHz	1.5 MHz
0	1	0	1	$f_{CLK}/2^5$	62.5 kHz	156.2 kHz	312.5 kHz	625 kHz	0.75 MHz
0	1	1	0	$f_{CLK}/2^6$	31.25 kHz	78.1 kHz	156.2 kHz	312.5 kHz	375 kHz
0	1	1	1	$f_{CLK}/2^7$	15.62 kHz	39.1 kHz	78.1 kHz	156.2 kHz	187.5 kHz
1	0	0	0	$f_{CLK}/2^8$	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	93.75 kHz
1	0	0	1	$f_{CLK}/2^9$	3.91 kHz	9.76 kHz	19.5 kHz	39.1 kHz	46.88 kHz
1	0	1	0	$f_{CLK}/2^{10}$	1.95 kHz	4.88 kHz	9.76 kHz	19.5 kHz	23.44 kHz
1	0	1	1	$f_{CLK}/2^{11}$	976 Hz	2.44 kHz	4.88 kHz	9.76 kHz	11.72 kHz
1	1	0	0	$f_{CLK}/2^{12}$	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz
1	1	0	1	$f_{CLK}/2^{13}$	244 Hz	610 Hz	1.22 kHz	2.44 kHz	2.93 kHz
1	1	1	0	$f_{CLK}/2^{14}$	122 Hz	305 Hz	610 Hz	1.22 kHz	1.47 kHz
1	1	1	1	$f_{CLK}/2^{15}$	61 Hz	153 Hz	305 Hz	610 Hz	732 Hz

Caution: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

(3) Controlling the channel trigger operation

- Timer channel stop register 0 (TT0)
  Select the TAU0 stop trigger.

Symbol: TT0

										TT0L					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	TT H03	0	TT H01	0	TT 07	TT 06	TT 05	TT 04	TT 03	TT 02	TT 01	TT 00
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit 0

TT00	Operation stop trigger of channel 0
0	No trigger operation
1	**Operation is stopped (stop trigger is generated).**

Caution: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

(4) Setting up the operation mode of channel 0

- Timer mode register 00 (TMR00)
  Specify the operation mode, select software trigger start and an operation clock.

Symbol: TMR00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS 001	CKS 000	0	CCS 00	MAS TER0 0	STS 002	STS 001	STS 000	CIS 001	CIS 000	0	0	MD 003	MD 002	MD 001	MD 000
0	0	0	0	0	0	0	1	0	1	0	0	0	1	0	0

Bits 3 to 0

MD 003	MD 002	MD 001	MD 000	Operation mode of channel 0	
0	0	0	0	Interval timer mode	(timer interrupt is not generated when counting is started).
			1	Interval timer mode	(timer interrupt is not generated when counting is started).
0	**1**	**0**	**0**	**Capture mode**	**(timer interrupt is not generated when counting is started).**
			1	Capture mode	(timer interrupt is not generated when counting is started).
0	1	1	0	Event counter mode	(timer interrupt is not generated when counting is started).
1	0	0	0	One-count mode	Start trigger is invalid during counting operation.
			1	One-count mode	Start trigger is valid during counting operation.
1	1	0	0	Capture & one-count mode	Timer interrupt is not generated when counting is started. Start trigger is invalid during counting operation.

Bits 7 and 6

CIS 001	CIS 000	Selection of TI00 pin input valid edge
0	0	Falling edge
0	**1**	**Rising edge**
1	0	Both edges (when low-level width is measured)
1	1	Both edges (when high-level width is measured)

Caution: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

Symbol: TMR00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS 001	CKS 000	0	CCS 00	MAST ER00	STS 002	STS 001	STS 000	CIS 001	CIS 000	0	0	MD 003	MD 002	MD 001	MD 000
0	**0**	0	**0**	**0**	**0**	**0**	**1**	**0**	**1**	0	0	**0**	**1**	**0**	**0**

Bits 10 to 8

STS 002	STS 001	STS 000	Setting of start trigger or capture trigger of channel 0
0	0	0	Only software trigger start is valid (other trigger sources are unselected).
0	**0**	**1**	**Valid edge of the TI00 pin input is used as both the start trigger and capture trigger.**
0	1	0	Both the edges of the TI00 pin input are used as a start trigger and capture trigger.
1	0	0	Interrupt signal of the master channel is used (when the channel is used as a slave channel with the simultaneous channel operation function).

Bit 11

MASTER00	Selection between using channel 0 independently or simultaneously with another channel (as a slave or master)
0	**Operates in independent channel operation function or as slave channel in simultaneous channel operation function.**
1	Operates as master channel in simultaneous channel operation function.

Bit 12

CCS00	Selection of count clock (f_{TCLK}) of channel 0
0	**Operation clock (f_{MCK}) specified by the CKS000 and CKS001 bits**
1	Valid edge of the input signal from the TI00 pin

Bits 15 and 14

CKS001	CKS000	Selection of operation clock (f_{MCK}) of channel 0
0	**0**	**Operation clock CK00 set by timer clock select register 0 (TPS0)**
1	0	Operation clock CK01 set by timer clock select register 0 (TPS0)

Caution: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

5.7.5   Main Processing

Figure 5.6 shows the flowchart for main processing.

Figure 5.6   Main Processing

5.7.6   Timer Array Unit Startup

Figure 5.7 shows the flowchart for starting the operation of the timer array unit.

Figure 5.7   Timer Array Unit Startup

(1) Configuring the interrupt request flag

- Clear the timer interrupt request flag.

Symbol: IF0H

7	6	5	4	3	2	1	0
TMIF01	TMIF00	IICAIF0	TMIF03H	TMIF01H	SREIF0	SRIF0 CSIIF01 IICIF01	STIF0 CSIIF00 IICIF00
x	**0**	x	x	x	x	x	x

Bit 6

TMIF00	Interrupt request flag
0	**No interrupt request signal is generated**
1	Interrupt request is generated, interrupt request status

Caution: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

(2) Configuring the interrupt mask

• Unmask timer interrupts.

Symbol: MK0H

7	6	5	4	3	2	1	0
TMMK01	TMMK00	IICAMK0	TMMK03H	TMMK01H	SREMK0	SRMK0 CSIMK01 IICMK01	STMK0 CSIMK00 IICMK00
x	**0**	x	x	x	x	x	x

Bit 6

TMMK00	Interrupt processing control
0	**Interrupt processing enabled**
1	Interrupt processing disabled

Caution: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

(3) Configuring the timer channel startup

• Enable timer count operation.

Symbol: TS0

											TS0L				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	TSH03	0	TSH01	0	TS07	TS06	TS05	TS04	TS03	TS02	TS01	TS00
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	**1**

Bit 0

TS00	Operation enable (start) trigger of channel 0
0	No trigger operation
1	**The TE00 bit is set to 1 and the count operation becomes enabled.**

Caution: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

5.7.7 INTTM00 Interrupt Processing

Figure 5.8 shows the flowchart for INTTM00 interrupt processing.

Figure 5.8   INTTM00 Interrupt Processing

6. Sample Code

The sample code is available on the Renesas Electronics Website.

7. Documents for Reference

User's Manual:
 RL78/G13 User's Manual: Hardware (R01UH0146EJ)
 RL78 Family User's Manual: Software (R01US0015EJ)
 The latest version can be downloaded from the Renesas Electronics website.

Technical Updates/Technical News
 The latest information can be downloaded from the Renesas Electronics website.

Revision History

		Description	
Rev.	**Date**	**Page**	**Summary**
1.00	2012.09.01	-	First Edition
2.00	2013.12.27	5	e2studio and IAR information added in Table 2.1
2.10	2022.09.30	5	Delete IAR information from Table 2.1

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

   A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

   The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

   Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

   Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

   After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

   Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

   Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.

5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
    "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
    "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
    Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.

8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1   October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/.