

RX600 Series

I/O Register Access Latency

R01AN0181EJ0100 Rev.1.00 Dec 17, 2010

Introduction

This application note provides reference information to help determine the number of cycles (latency) the RX600 Series CPU takes to access an I/O register. It summarizes some key points to consider in identifying that latency.

Target Device

RX600 Series

Contents

| 1. | Overview | . 2 |
|----|--|-----|
| 2. | Number of I/O Register Access Cycles | .2 |
| 3. | Varying Number of I/O Register Access Cycles Depending on Clock Settings | . 5 |
| 4. | Reference Documents | . 9 |



1. Overview

- The number of cycles (latency) from the time the RX600 Series CPU executes an I/O register access instruction to the time a value is stored in the I/O register depends on:
 - Number of bus cycles on internal main bus 1
 - Number of cycles for divided-frequency clock synchronization
 - Number of bus cycles on the internal peripheral bus
- This application note describes bus operation which takes place when the RX600 Series CPU accesses an I/O register.
- This application note also describes the operation from the standpoint of an I/O register. Thus, this is different from the CPU pipeline operation.

2. Number of I/O Register Access Cycles

The number of cycles required for access to an I/O register is calculated as follows (*¹).

Number of I/O register access cycles = Number of bus cycles on internal main bus 1 + Number of cycles for frequency-divided clock synchronization + Number of bus cycles on the internal peripheral bus (*²)

The number of cycles on the internal peripheral bus differs for each I/O register which is accessed. When a connected peripheral function is accessed via the internal peripheral bus synchronized with the peripheral module clock (PCLK) or external bus clock (BCLK), cycles for frequency-divided clock synchronization are added.

The number of cycles for frequency-divided clock synchronization depends on the frequency ratio between the system clock (ICLK) and PCLK (or BCLK) and on the bus access timing. It is equal to the ICLK cycle count multiplied by a number from 0 to 7.

To find the number of I/O register access cycles for each register, refer to the "List of I/O Register Addresses (in Numerical Order)" in the hardware manual of the relevant product.

- Notes: *1 The number of cycles when the CPU accesses the register without fetching an instruction for external memory or competing with a different bus master (DMAC or DTC) for bus access.
 - *2 There are six types of internal peripheral buses. Internal peripheral buses to be used and peripheral devices to be connected vary for each RX600 Series product. For the bus specifications, refer to the "Bus Specifications" in the hardware manual of the relevant product.



PCLK = ICLK/4

2.1 Number of Bus Cycles on Internal Main Bus 1

The CPU uses internal main bus 1. The CPU requires one ICLK clock cycle to access an I/O register via internal main bus 1.

2.2 Number of Cycles for Frequency-divided Clock Synchronization

The CPU accesses an I/O register via internal main bus 1. The I/O registers operate with different reference clocks. For example, PCLK is a reference clock for the peripheral functions such as the serial communication interface (SCI) and compare match timer (CMT) while BCLK is a reference clock for the bus (BSC). On the other hand, ICLK is a reference clock for both the data transfer controller (DTC) and interrupt controller (ICU). This reference clock is for internal main bus 1 as well.

ICLK, PCLK and BCLK have different frequencies, and the RX600 Series can select any one of these clocks. If PCLK is configured to have a lower frequency than ICLK (or if BCLK is configured to have a lower frequency than ICLK), cycles for frequency-divided clock synchronization occur. Figure 1 presents an outline of these cycles. This figure assumes that:





Figure 1 Outline of Cycles for Frequency-divided Clock Synchronization

In case 1 above, the CPU accesses the I/O register at the start of the PCLK cycle. In this case, the number of cycles for frequency-divided clock synchronization is equal to the ICLK cycle count multiplied by 3. In case 4, the CPU accesses the I/O register at the end of the PCLK cycle. In this case, the number of cycles for frequency-divided clock synchronization is equal to the ICLK cycle count multiplied by 0.

Accordingly, the number of cycles for frequency-divided clock synchronization depends on which point in PCLK cycle time I/O register access takes place.

The explanation above is based on the internal peripheral bus which uses PCLK as the reference clock. The same applies to the internal peripheral bus which uses BCLK as the reference clock.



Table 1 shows the relationship between the I/O register access timing and the number of cycles for frequency-divided clock synchronization.

Table 1Relationship between the I/O Register Access Timing and the Number of Cycles for
Frequency-divided Clock Synchronization

| 1/O register access timing | Number of frequency-divided clock synchronization states |
|----------------------------|--|
| Start of PCLK | 3*ICLK |
| Start of PCLK + 1*ICLK | 2*ICLK |
| Start of PCLK + 2*ICLK | 1*ICLK |
| End of PCLK | 0*ICLK |

I/O register access timing Number of frequency-divided clock synchronization states

Note: This table is based on the assumption that PCLK = ICLK/4 and the number of bus cycles on the internal peripheral bus = 1.

2.3 Number of Internal-Peripheral-Bus Clocks

The number of internal-peripheral-bus clocks refers to the number of access cycles required for each I/O register. This number varies for each peripheral function.

This number is the same as the number of access cycles shown in the "List of I/O Register Addresses (in Numerical Order)" in the hardware manual of the relevant product.



3. Varying Number of I/O Register Access Cycles Depending on Clock Settings

Whether the reference clock for the peripheral bus is PCLK or BCLK, the concept of the I/O register access cycle count is the same. So, this application note describes the number of I/O register access cycles for the peripheral bus which uses the reference clock, PCLK, as an example.

Section 2.2 describes an example of using PCLK = ICLK/4. Below is an explanation concerning the number of I/O register access cycles which depends on the ICLK and PCLK settings.

As the equation in Section 2 shows, the number of I/O register access cycles is the total number of cycles on internal main bus 1, cycles for frequency-divided clock synchronization and cycles on the internal peripheral bus. Because the number of cycles on internal main bus 1 and that of cycles on the internal peripheral bus are fixed, the number of I/O register access cycles depends on the number of cycles for frequency-divided clock synchronization.

The number of cycles for frequency-divided clock synchronization depends on the time the CPU accesses an I/O register and on the frequency ratio between ICLK and PCLK.

Table 2 shows the relationship between the ICLK and PCLK settings and the number of cycles for frequency-divided clock synchronization.

Table 2Relationship between the ICLK and PCLK Settings and the Number of Cycles for
Frequency-divided Clock Synchronization (ICLK \geq PCLK)

| ICLK | PCLK | Meaning | Number of Cycles for Frequency-Divided Clock Synchronization |
|------------------|------------------|---------------|---|
| ICLK | FULK | wearing | Synchronization |
| $EXTAL \times 1$ | $EXTAL \times 1$ | PCLK = ICLK | 0 |
| $EXTAL \times 2$ | $EXTAL \times 1$ | PCLK = ICLK/2 | 0 to 1*ICLK |
| | $EXTAL \times 2$ | PCLK = ICLK | 0 |
| $EXTAL \times 4$ | $EXTAL \times 1$ | PCLK = ICLK/4 | 0 to 3*ICLK |
| | $EXTAL \times 2$ | PCLK = ICLK/2 | 0 to 1*ICLK |
| | $EXTAL \times 4$ | PCLK = ICLK | 0 |
| $EXTAL \times 8$ | $EXTAL \times 1$ | PCLK = ICLK/8 | 0 to 7*ICLK |
| | $EXTAL \times 2$ | PCLK = ICLK/4 | 0 to 3*ICLK |
| | $EXTAL \times 4$ | PCLK = ICLK/2 | 0 to 1*ICLK |
| | $EXTAL \times 8$ | PCLK = ICLK | 0 |

Note: If ICLK < PCLK, the number of cycles for frequency-divided clock synchronization is 0*ICLK.

The following describes the number of cycles for frequency-divided clock synchronization when PCLK = ICLK, PCLK = ICLK/2, PCLK = ICLK/4 and PCLK = ICLK/8. The explanation below also applies to the case where BCLK = ICLK, BCLK = ICLK/2, BCLK = ICLK/4 and BCLK = ICLK/8.



RX600 Series

3.1 Number of Cycles for Frequency-Divided Clock Synchronization When PCLK = ICLK

Figure 2 shows the number of cycles for frequency-divided clock synchronization when PCLK = ICLK.

This number is equal to the ICLK cycle count multiplied by 0. Cycles for frequency-divided clock synchronization occur when the ICLK and PCLK frequencies are different.



Figure 2 Number of Cycles for Frequency-divided Clock Synchronization When PCLK = ICLK

3.2 Number of Cycles for Frequency-Divided Clock Synchronization When PCLK = ICLK/2

Figure 3 shows the number of cycles for frequency-divided clock synchronization when PCLK = ICLK/2.

This number is equal to the ICLK cycle count multiplied by 0 or 1.



Figure 3 Number of Cycles for Frequency-divided Clock Synchronization When PCLK = ICLK/2



3.3 Number of Cycles for Frequency-Divided Clock Synchronization When PCLK = ICLK/4

Figure 4 shows the number of cycles for frequency-divided clock synchronization when PCLK = ICLK/4.

This number is equal to the ICLK cycle count multiplied by a number from 0 to 3.



Figure 4 Number of Cycles for Frequency-divided Clock Synchronization When PCLK = ICLK/4



3.4 Number of Cycles for Frequency-Divided Clock Synchronization When PCLK = ICLK/8

Figure 5 shows the number of cycles for frequency-divided clock synchronization when PCLK = ICLK/8.

This number is equal to the ICLK cycle count multiplied by a number from 0 to 7.



Figure 5 Number of Cycles for Frequency-divided Clock Synchronization When PCLK = ICLK/8



4. Reference Documents

 Hardware Manuals RX610 Group Hardware Manual (REJ09B0460) (The most up-to-date versions of the documents are available on the Renesas Electronics Website.)

• User's Manuals

RX62N Group, RX621 Group User's Manual: Hardware (R01UH0033EJ) (The most up-to-date versions of the documents are available on the Renesas Electronics Website.)

Website and Support

Renesas Electronics Website http://www.renesas.com/

Inquiries

http://www.renesas.com/inquiry

All trademarks and registered trademarks are the property of their respective owners.



Revision Record

| | | Description | | |
|------|--------------|-------------|----------------------|--|
| Rev. | Date | Page | Summary | |
| 1.00 | Dec 17, 2010 | _ | First edition issued | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
 In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at
- which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access
 these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.
 Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website. 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others. 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information. 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein. 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc. "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life

- 3. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

 Renesas Electronics America Inc.

 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.

 Tel: +1-408-588-000, Fax: +1-408-588-6130

 Renesas Electronics Canada Limited

 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada

 Tel: +1-905-9898-5441, Fax: +1-905-898-3220

 Renesas Electronics Europe Limited

 Dukes Meadow, Miliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K

 Tel: +44-1628-585-100, Fax: +444-1628-585-900

 Renesas Electronics Europe GmbH

 Arcadiastrasse 10, 40472 Düsseldorf, Germany

 Tel: +49-211-6503-0, Fax: +449-211-6503-1327

 Renesas Electronics (China) Co., Ltd.

 Th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China

 Tel: +86-10-5877-1818, Fax: +862-24828-7679

 Renesas Electronics (Shanghai) Co., Ltd.

 Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China

 Tel: +86-24877-1881, Fax: +862-24887-7888

 Renesas Electronics Hong Kong Limited

 Unit 1001-11810, 10F, T. Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

 Tel: +862-24869-9318, Fax: +852 2886-9022/9044

 Renesas Electronics Taiwan Co., Ltd.

 Ty, No. 363 Tu Shing North Road Taipei, Taiwan, R.O.C.

 Tel: +862-24175-9900, Fax: +862 2-8175-9670
 </tr