

RZ/N2L Group

R01AN6868EJ0110 Rev.1.10 Aug 8, 2023

RZ/N2L Industrial Network SOM Kit Application Note: HTTP Server Sample Program

Introduction

This document explains the setup procedure and operation of HTTP server sample program.

Target Device

RZ/N2L

Contents

1.	Overview	2
1.1	Reference	2
2.	Project Setup	3
2.1	Requirements	
2.2	Hardware	
2.3	Setup the Board	<u>5</u>
2.4	Board IP address setting	
3.	Running the sample application	7
3.1	Build and debug sample code for EWARM	7
3.1.	1 Erasing the flash memory	7
3.1.2	2 Project build and debug	9
3.2	Build and debug sample code for GCC	12
3.2.	1 Erasing the flash memory	12
3.2.2	2 Project build and debug	15
4.	Software	18
4.1	Application Operation	18
4.2	Notes on the sample program	20
4.2.	1 Writing the sample program to the flash memory	20
4.2.2	2 About SCI_I2C module	20
5.	Appendix: FSP Configuration for VSC8531	21
Rev	vision History	23

1. Overview

This document describes the setup and debug procedure of this sample program for RZ/N2L Industrial Network SOM Kit.

In the sample program, TCP/IP communication function is implemented by FreeRTOS plus TCP.

When this SOM Kit is shipped, this sample program is written in the flash memory. If you want to restore shipment state, execute this sample program. Executing this sample program writes the program to the flash memory.

1.1 Reference

Technical information about RZ/N2L is available via Renesas.

Table 1. Technical Inputs

Index	Technical Inputs	
1	r01uh0955ejxxxx-rzn2l.pdf (RZ/N2L User's Manual: Hardware)	
2	r01an6434ejxxxx-rzt2-rzn2-fsp-getting-started.pdf (Getting started with Flexible Software Package)	
3	r12ut0020edxxxx-rzn2l-som-kit-hw.pdf (RZ/N2L Industrial Network SOM Kit Use's Manual)	

2. Project Setup

2.1 Requirements

Table 2. Requirements

Item	Vender	Description
Board	Renesas Electronics	RZ/N2L Industrial Network SOM Kit
IDE	IAR Systems	Embedded Workbench® for ARM Version 9.30.1
		Please apply patch
		(EWARM_Patch_for_RZN2L)
		which is available in http://www.renesas.com/rzn2l.
		Regarding how to apply the patch, please read the
		readme file in patch file.
	Renesas Electronics	• e² studio 2023-04
		FSP Smart Configurator 2023-04
		● RZ/N2L Flexible Software Package (FSP) v1.2.0
		Please download from the link below.
		https://github.com/renesas/rzn-fsp/releases/tag/v1.2.0
Emulator	IAR Systems	I-jet
	SEGGER	Hardware: J-Link
		Software: J-Link Commander V7.82f *1

^{*1:} J-Link Commander is used for erasing flash memory.

J-Link Commander is included in "J-Link Software and Documentation Pack" on the following site.

https://www.segger.com/downloads/jlink/

2.2 Hardware

This document describes the major hardware. Refer to RZ/N2L Industrial Network SOM Kit user's manual and schematic for more board details.




Figure 2-1 RZ/N2L Industrial Network SOM Kit

2.3 Setup the Board

Setting the board for running sample program is shown below.

1. Connect the I-jet to J2 or the USB cable to J5 for J-link OB on Carrier board.




Figure 2-2 Setup the SOM Kit

- 2. Power is supplied by connecting USB Micro-B cable to the USB connector "J5) of the Carrier board.
- 3. Connect Ethernet Cable to the Ethernet Connector "ETH0".

2.4 Board IP address setting

The IP address of this sample program is set in src/net_thread_entry.c.

IP address : 192.168.10.100 Subnet mask : 255.255.255.0 Default gateway : 192.168.10.254 DNS server address : 192.168.10.1

```
static uint8_t ucIPAddress[ 4 ] = {192, 168, 10, 100};
static uint8_t ucNetMask[ 4 ] = {255, 255, 255, 0};
static uint8_t ucGatewayAddress[ 4 ] = {192, 168, 10, 254};
static uint8_t ucDNSServerAddress[ 4 ] = {192, 168, 10, 1};
```

3. Running the sample application

3.1 Build and debug sample code for EWARM


3.1.1 Erasing the flash memory

If you want to erase the flash memory on this SOM Kit using EWARM, execute the following steps.


Open the sample project.
 "HTTP_server\ewarm\RZN2L_SOM_HTTP_server\RZN2L_SOM_HTTP_server.eww"




2. Select "Project" -> "Download" -> "Erase memory".



3. Select "OK".



4. After the following dialog appears, erasing of the flash is complete if no error occurs.



3.1.2 Project build and debug

Build and load the sample code using IAR Embedded Workbench.

Note). Please install FSP Smart Configurator in advance.

Refer to the latest getting started guide.(R01an6434ejxxxx- rzt2-rzn2.pdf)


Replace the project name in the figure with the project name of this sample project.

5. Open the sample project.


"HTTP_sever\ewarm\RZN2L_SOM_HTTP_server\RZN2L_SOM_HTTP_server.eww"




2. Open the "RZ Smart Configurator"




3. Generate the code with "Generate Project Content".




4. Select the "Rebuild All" item from the "Project" menu to rebuild the project.



- 5. Press the "RESET" switch of the RZ/N2L Industrial Network SOM Kit.
- 6. While the board and I-jet are connected, click on the "Download and debug" button in the "Project" toolbar.



7. Press the "Resume" button for the project. Program is running.



3.2 Build and debug sample code for GCC

3.2.1 Erasing the flash memory

If you want to erase the flash memory on this SOM Kit using J-Link Commander, execute the following steps.

Open the J-Link Commander.




Figure 3-1 Open J-Link Commander

First, type "connect" to establish a target connection and press enter.

Next, specify the connection conditions as follows.

- Device> (Default = press enter)
- TIF>S
- Speed> (Default = press enter)

After that, confirm the message "Cortex-R52 identified." Is displayed.

```
SEGGER J-Link Commander V7.82f (Compiled Dec 8 2022 09:40:05)
DLL version V7.82f, compiled Dec 8 2022 09:38:33

Connecting to J-Link via USB...O.K.
Firmware: J-Link OB-S124 compiled Sep 1 2022 15:38:25
Hardware version: V1.00
J-Link uptime (since boot): 0d 00h 06m 05s
S/N: 831650215

VTref=3.300V

Type "connect" to establish a target connection, '?' for help
J-Link>connect
Please specify device / core. (Default>: R9A07G084M08
Type '?' for selection dialog
Device>
Please specify target interface:
    J) JTAG (Default)
    S) SMD
    T) cJTAG

TIF>8
Specify target interface speed [kHz]. (Default>: 4000 kHz)

Speed>
```

Figure 3-2 Connection conditions (1/2)

Figure 3-3 Connection conditions (2/2)

Use the commands below to enable flash erase and erase the flash memory.

- >exec EnableEraseAllFlashBanks
- ->Erase 0x60000000, 0x60100000

After that, confirm the message "Erasing done." Is displayed.

Enter "q" to exit J-Link Commander.

```
EL1 support: AArch32
EL2 support: N/A
EL3 support: N/A
FPU support: Single + Double + Conversion
ARMA8-A/R: The connected J-Link (S/N 831650215) uses an old firmware module V5 with known prob
lems / limitations.
Add. info (GPU temp. halted)
Current exception level: EL1
Exception level AArch usage:
EL0: AArch32
EL1: AArch32
EL2: AArch32
EL3: AArch32
Non-secure status: Non-secure
Cache info:
Inner cache boundary: none
LoU Uniprocessor: 1
LoC: 1
LoU Inner Shareable: 1
I-Gache L1: 16 KB, 64 Sets, 64 Bytes/Line, 4-Way
D-Gache L1: 16 KB, 64 Sets, 64 Bytes/Line, 4-Way
SetupTarget() start
Initializing the external bus interface...
SetupTarget() start
Initializing the external bus interface...
SetupTarget() end
Cortex-R52 identified.

J-Link>Erase 0x600000000, 0x601000000_
```

Figure 3-4 Erase flash memory (1/2)

```
Low Inner Shareable: 1

I-Cache LI: 16 KB, 64 Sets, 64 Bytes/Line, 4-Way
D-Cache LI: 16 KB, 64 Sets, 64 Bytes/Line, 4-Way
D-Cache LI: 16 KB, 64 Sets, 64 Bytes/Line, 4-Way
SetupTarget() start
Initializing the external bus interface...
SetupTarget() end
Cortex=R52 identified.
J-Link>exec EnableEraseAllFlashBanks
J-Link>Erase Ox60000000, 0x60100000
'erase: Performing implicit reset & halt of MCU.
ResetTarget() start
Reset: Halt core immediately after reset using reset catch.
Authenticated device detected. Skipping authentication process.
OCDREG STATUS: 0x00000001
Disabled_core power domain detected.
Enabling debug mode...
ResetTarget() end
AfterResetTarget() start
Initializing the external bus interface...
AfterResetTarget() end
Erasing selected range...
J-Link: Flash download: Total time needed: 1.165s (Prepare: 0.532s, Compare: 0.000s, Erase: 0.385s, Program: 0.000s, Verify: 0.000s, Restore: 0.238s)
J-Link: Flash download: Total time needed: 1.165s (Prepare: 0.532s, Compare: 0.000s, Erase: 0.535s, Program: 0.000s, Verify: 0.000s, Restore: 0.238s)
J-Link: Flash download: Total time needed: 1.165s (Prepare: 0.532s, Compare: 0.000s, Erase: 0.535s, Program: 0.000s, Verify: 0.000s, Restore: 0.238s)
J-Link: Flash download: Total time needed: 0.000s, Restore: 0.238s)
J-Link: Flash download: Total time needed: 0.000s, Restore: 0.238s)
J-Link: Flash download: Total time needed: 0.000s, Restore: 0.238s)
```

Figure 3-5 Erase flash memory (2/2)


3.2.2 Project build and debug

Build and load the sample code using Renesas Electronics e² studio.


Note). Please install e2studio and adapt the FSP_Packs_v1.0.0 in advance. Refer to the latest getting started guide.(R01an6434ejxxxx- rzt2-rzn2.pdf)

Replace the project name in the figure with the project name of this sample project.


Import the sample project. After the program is started, by selecting [File] → [Import] → [Existing Projects into Workspace]. Check the "select root directory" and select "HTTP_server\e2studio\RZN2L_SOM_HTTP_server" folder →[Finish].




2. Open "cofiguration.xml" in the "RZN2L_SOM_HTTP_server " project




Generate the code with "Generate Project Content".




4. Select and build the "RZN2L SOM HTTP server" project.




- 5. Press the "RESET" switch of the RZ/N2L Industrial Network SOM Kit.
- Connect J-Link to the SOM Kit, start debugging in the following procedure.
 In [Project Explorer] view, right click the node of project to be debugged and select [Debug As] → [Debug Configurations].



[Renesas DBG Hardware Debugging] \rightarrow [RZN2L_SOM_HTTP_server Debug_Flat] item, then press [Debug]



Following dialog will appear, so switch to the debug screen.



7. Press the "Resume" button. Program is running.

4. Software

Set the IP address of the PC in advance as follows.

IP address : 192.168.10.10 Subnet mask : 255.255.255.0

4.1 Application Operation


After running the sample program, you can confirm the web page sent from this SOM Kit by accessing 192.168.10.100 with a browser like below figure.

LED Blinking Interval
 Ping Request
 Get SWs status
 Enter LED Blinking Interval between 10ms to 1000ms.
 Enter the IPv4 address to send Ping from RZ/N2L.
 Display the current Dip Switch (J6 and J7) state.

ON: 0, OFF: 1

In the sample program, the LED blinks at intervals specified by the HTTP server.

The blinking LED is determined by the Dip Switch value. J6-1 \sim J6-7 correspond to LED1 \sim LED7, J7-1 \sim J7-8 correspond to LED8 \sim LED15. When the Dip Switch is ON, the LED is turned off. When Dip Switch is OFF, the LED blinks.



It is also possible to send a Ping request from the kit to the PC. If the ping request is successful, the following screen will be displayed.

Ping Send to 192.168.10.10

Packets: Sent = 01, Received = 01, Lost = 00

[Return]

4.2 Notes on the sample program

4.2.1 Writing the sample program to the flash memory

When this sample program is executed, the program is written to the flash memory of this SOM Kit and can be debugged.

In this sample program, code for debugging using flash boot is inserted at the beginning of the startup code. This code is a software loop inserted to prevent the program written at debug connection from running before debugging.

For detailed information, see "Appendix. How to debug FSP project with flash boot mode" in <u>Getting started</u> with Flexible Software Package.

```
BSP_TARGET_ARM BSP_ATTRIBUTE_STACKLESS void system_init (void)
#if 1
    /* This software loops are only needed when debugging. */
    __asm volatile (
           <u>mov</u> r0, #0
             movw r1, #0xf07f
movt r1, #0x2fa
                                                     n"
                                                     \n"
                                                     \n"
        "software_loop:
             adds r0, #1
                                                     \n"
                                                     \n"
             cmp
                   r0, r1
                  software_loop
             bne
        ::: "memory");
#endif
```

4.2.2 About SCI_I2C module

This sample program uses simple I2C mode of SCI to communicate with GreenPAK. RZ/N2L FSP v1.1.0 does not support SCI_I2C driver, so SCI_I2Cdriver is placed under the src folder independently from FSP.



5. Appendix: FSP Configuration for VSC8531

RZ/N2L Industrial Network SOM Kit has VSC8531 as PHY chip. If reconfiguring by latest FSP, FSP configuration and source code needs to change from default.

(1) Regenerate source files by lates FSP

Remove the following four folders. After that, open the project according to section 5.

- When using e2studio, \project\rzn2l_som\ecat_CiA402\e2studio
- When using EWARM, \project\rzn2l_som\ecat_CiA402\ewarm




Figure 5-1 Remove folder generated by FSP

(2) Change ethernet driver configuration for VSC8531

Configure g_ether_phy0 Ethernet Driver on r_ether_phy for VSC8531 as shown in Figure 5-2. Configuration value for VSC8531 shows in Table 5-1.




Figure 5-2 Ethernet Driver Configuration for VSC8531 (e.g. ETH0)

Table 5-1 FSP Configuration Value for VSC8531

Items	Default value	Config value for VSC8531	
		ETH0	ETH1
PHY-LSI Address	0	0	1
Select PHY	Default	VSC8541	VSC8541

(3) Add initialization code for VSC8531

The following code for VSC8531 initialization should be added to "ether_phy_targets_initialize_vsc8541" function in rzn/fsp/src/r_ether_phy/r_ether_phy.c.

The inclusion of "board_som.h" is also required for code activation.

```
#include "board_som.h"
                                            ~~ Omission ~~
void ether_phy_targets_initialize_vsc8541 (ether_phy_instance_ctrl_t * p_instance_ctrl)
                                            ~~ Omission ~~
    /* LED Behavior */
    reg = ether_phy_read(p_instance_ctrl, ETHER_PHY_REG_LED_BEHAVIOR);
    reg &= ~(1U << ETHER_PHY_REG_LED0_FEATURE_DISABLE_OFFSET);</pre>
    reg |= 1U << ETHER_PHY_REG_LED1_FEATURE_DISABLE_OFFSET;</pre>
    ether_phy_write(p_instance_ctrl, ETHER_PHY_REG_LED_BEHAVIOR, reg);
#if defined(BOARD_RZN2L_SOM_KIT) /* for VSC8531 *
    /* select extended page 2 register */
    ether_phy_write(p_instance_ctrl, ETHER_PHY_REG_EXTEND_GPIO_PAGE, 0x02);
    /* read WoL and MAC Interface Control */
    reg = ether_phy_read(p_instance_ctrl, 0x1b);
    /* set control to slow */
    reg &= 0xFF9F;
    ether_phy_write(p_instance_ctrl, 0x1b, reg);
    /* Configure RX_CLK delay and TX_CLK delay to 2.0ns */
    ether_phy_write(p_instance_ctrl, ETHER_PHY_REG_EXPAGE2_RGMII_CTRL, 0x0044);
    /* select extended page 0 register */
    ether_phy_write(p_instance_ctrl,
                                       ETHER_PHY_REG_EXTEND_GPIO_PAGE, 0x00);
#endif
                                       /* End of function ether_phy_targets_initialize() */
```

Revision History

		Description		
Rev.	Date	Page	Summary	
1.00	Mar 22, 2023	-	First edition issued	
1.10	Aug 7, 2023	-	Support RZ/N2L FSP v1.2.0	

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

- 6. Voltage application waveform at input pin
 - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
- 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not quaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

- · Arm® and Cortex® are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.
- · Ethernet is a registered trademark of Fuji Xerox Co. Ltd.
- \cdot IEEE is a registered trademark of the Institute of Electrical and Electronics Engineers Inc
- EtherCAT® and TwinCAT® are registered trademark and patented technology, licensed by Beckhoff Automation GmbH, Germany.
- Additionally all product names and service names in this document are a trademark or a registered trademark which belongs to the respective owners. a trademark or a registered trademark which belongs to the respective owners.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.