To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}, 2010$, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April $1^{\text {st }}, 2010$
Renesas Electronics Corporation

## Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

4552 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## DESCRIPTION

The 4552 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has one or two reload registers), a 16bit timer for clock count, interrupts, and oscillation circuit switch function.
The various microcomputers in the 4552 Group include variations of the built-in memory size as shown in the table below.

## FEATURES

- Minimum instruction execution time

Mask ROM version $\qquad$ $0.5 \mu \mathrm{~s}$
(at 6 MHz oscillation frequency, in high-speed through-mode)
One Time PROM version $0.68 \mu \mathrm{~s}$
(at 4.4 MHz oscillation frequency, in high-speed through-mode)

- Supply voltage

Mask ROM version
1.8 to 5.5 V

One Time PROM version
1.8 to 3.6 V
(It depends on operation source clock, oscillation frequency and operation mode)

- Timers

Timer 1. $\qquad$ 8-bit timer with a reload register
Timer 2 $\qquad$ 8-bit timer with two reload registers
Timer 3 $\qquad$ 16-bit timer (fixed dividing frequency)

- Interrupt
- Key-on wakeup function pins .9
- LCD control circuit Segment output
Common output .. 4
- Voltage drop detection circuit (only H version) Reset occurrence

Typ. $1.8 \mathrm{~V}\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$
Reset release
Typ. $1.9 \mathrm{~V}\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

- Watchdog timer
- Clock generating circuit

Built-in clock
(on-chip oscillator)
Main clock
(ceramic resonator/RC oscillation)
Sub-clock
(quartz-crystal oscillation)

- LED drive directly enabled (port D)


## APPLICATION

Remote control transmitter

| Part number |  | $\begin{gathered} \text { ROM (PROM) size } \\ (\times 10 \text { bits }) \end{gathered}$ | RAM size ( $\times 4$ bits) | Package | ROM type |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | M34552M4-XXXFP | 4096 words | 288 words | 48P6S-A | Mask ROM |
|  | M34552M8-XXXFP | 8192 words | 288 words | 48P6S-A | Mask ROM |
|  | M34552G8FP (Note) | 8192 words | 288 words | 48P6S-A | One Time PROM |
|  | M34552M4H-XXXFP | 4096 words | 288 words | 48P6S-A | Mask ROM |
|  | M34552M8H-XXXFP | 8192 words | 288 words | 48P6S-A | Mask ROM |
|  | M34552G8HFP (Note) | 8192 words | 288 words | 48P6S-A | One Time PROM |

Note: Shipped in blank.

## PIN CONFIGURATION



Pin configuration (top view) (4552 Group)


Block diagram (4552 Group)

PERFORMANCE OVERVIEW

| Parameter |  |  | Function |
| :---: | :---: | :---: | :---: |
| Number of basic instructions | M34552M4/M8/G8 |  | 123 |
|  | M34552M4H/M8H/G8H |  | 124 |
| Minimum instruction execution time | Mask ROM version |  | $0.5 \mu \mathrm{~s}$ (at 6 MHz oscillation frequency, in high-speed through mode) |
|  | One Time PROM version |  | $0.68 \mu \mathrm{~s}$ (at 4.4 MHz oscillation frequency, in high-speed through mode) |
| Memory sizes |  | M34552M4 | 4096 words $\times 10$ bits |
|  |  | M34552M4H |  |
|  |  | M34552M8/G8 | 8192 words $\times 10$ bits |
|  |  | M34552M8H/G8H |  |
|  | RAM M <br>  M | M34552M4/M8/G8 | 288 words $\times 4$ bits (including LCD display RAM 28 words $\times 4$ bits) |
|  |  | M34552M4H/M8H/G8H |  |
| Input/Output ports | D0-D5 | I/O | Six independent I/O ports. Input is examined by skip decision. <br> The output structure can be switched by software. <br> Port D5 is also used as INT pin. |
|  | D6, D7 | Output | Two independent output ports. Ports D6 and D7 are also used as Xcin and Xcout, respectively. |
|  | P00-P03 | I/O | 4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software. Ports $\mathrm{P} 00-\mathrm{P} 03$ are also used as SEG21-SEG24, respectively. |
|  | P10-P13 | I/O | 4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software. Ports P10-P13 are also used as SEG25-SEG28, respectively. |
|  | P20-P23 | I/O | 4-bit I/O port; The output structure can be switched by software. Ports P20-P23 are also used as SEG17-SEG20, respectively. |
|  | C | Output | 1-bit output; Port C is also used as CNTR pin. |
| Timers | Timer 1 |  | 8-bit programmable timer with a reload register and has an event counter. |
|  | Timer 2 |  | 8-bit programmable timer with two reload registers and PWM output function. |
|  | Timer 3 |  | 16-bit timer, fixed dividing frequency (timer for clock count) |
|  | Timer LC |  | 4-bit timer with a reload register (for LCD clock) |
|  | Watchdog timer |  | 16-bit timer (fixed dividing frequency) (for watchdog) |
| LCD control circuit | Selective bias value |  | 1/2, 1/3 bias |
|  | Selective duty value |  | 2, 3, 4 duty |
|  | Common output |  | 4 |
|  | Segment output |  | 28 |
|  | Internal resistor for power supply |  | $2 \mathrm{r} \times 3,2 \mathrm{r} \times 2, \mathrm{r} \times 3, \mathrm{r} \times 2\left(\mathrm{r}=80 \mathrm{k} \Omega,\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right.\right.$, Typical value $)$ ) |
| Interrupt | Sources |  | 4 (one for external, three for timer) |
|  | Nesting |  | 1 level |
| Subroutine nesting |  |  | 8 levels |
| Device structure |  |  | CMOS silicon gate |
| Package |  |  | 48-pin plastic molded QFP (48P6S-A) |
| Operating temperature range |  |  | $-20^{\circ} \mathrm{C}$ to $85{ }^{\circ} \mathrm{C}$ |
| Supply voltage | Mask ROM version |  | 1.8 to 5.5 V (It depends on operation source clock, oscillation frequency and operation mode) |
|  | One Time PROM version |  | 1.8 to 3.6 V (It depends on operation source clock, oscillation frequency and operation mode) |
| Power dissipation (Typ. value) | Active mode <br> (Mask ROM version) |  | 2.2 mA (at room temperature, $\mathrm{VDD}=5 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=6 \mathrm{MHz}, \mathrm{f}(\mathrm{XCIN})=$ stop, $\mathrm{f}(\mathrm{RING})=$ stop, $\mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XIN}) / 1)$ |
|  | At clock operating mode (Mask ROM version) |  | $6 \mu \mathrm{~A}$ (at room temperature, VDD $=5 \mathrm{~V}, \mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz}$ ) |
|  | At RAM back-up(Mask ROM version) |  | $0.1 \mu \mathrm{~A}$ (at room temperature, VDD $=5 \mathrm{~V}$, output transistor is cut-off state) |

PIN DESCRIPTION

| Pin | Name | Input/Output | Function |
| :---: | :---: | :---: | :---: |
| VDD | Power supply | - | Connected to a plus power supply. |
| Vss | Ground | - | Connected to a 0 V power supply. |
| CNVss | CNVss | - | Connect CNVss to Vss and apply "L" (0V) to CNVss certainly. |
| RESET | Reset input/output | 1/0 | An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level. |
| XIN | Main clock input | Input | I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and Xout. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave Xout pin open. |
| Xout | Main clock output | Output |  |
| XCIN | Sub-clock input | Input | I/O pins of the sub-clock generating circuit. Connect a 32.768 kHz quartz-crystal oscillator between pins XCIN and Xcout. A feedback resistor is built-in between them. XCIN and Xcout pins are also used as ports D6 and D7, respectively. |
| XCOUT | Sub-clock output | Output |  |
| D0-D5 | I/O port D Input is examined by skip decision. | I/O | Each pin of port D has an independent 1 -bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port D5 is also used as INT pin. |
| D6, D7 | Output port D | Output | Each pin of port D has an independent 1-bit wide output function. The output structure is N -channel open-drain. Ports D6 and D7 are also used as XCIN pin and Xcout pin, respectively. |
| P00-P03 | I/O port P0 | 1/0 | Port P0 serves as a 4-bit I/O port. The output structure can be switched to N -channel open-drain or CMOS by software. For input use, set the latch of the specified bit to " 1 " and select the N -channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P00-P03 are also used as SEG21-SEG24, respectively. |
| P10-P13 | I/O port P1 | 1/0 | Port P1 serves as a 4-bit I/O port. The output structure can be switched to N -channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P10-P13 are also used as SEG25-SEG28, respectively. |
| P20-P23 | I/O port P2 | 1/O | Port P2 serves as a 4-bit I/O port. The output structure can be switched to N -channel open-drain or CMOS by software. For input use, set the latch of the specified bit to " 1 " and select the N -channel open-drain. <br> Ports P20-P23 are also used as SEG17-SEG20, respectively. |
| Port C | Output port C | Output | 1-bit output port. The output structure is CMOS. Port C is also used as CNTR pin. |
| $\begin{aligned} & \hline \text { COM0- } \\ & \text { COM3 } \\ & \hline \end{aligned}$ | Common output | Output | LCD common output pins. Pins COM 0 and COM 1 are used at $1 / 2$ duty, pins COM $0-$ $\mathrm{COM}_{2}$ are used at $1 / 3$ duty and pins $\mathrm{COM}_{0}-\mathrm{COM}_{3}$ are used at $1 / 4$ duty. |
| SEG0-SEG28 (Note) | Segment output | Output | LCD segment output pins. SEG0-SEG2 pins are used as VLC3-VLC1 pins, respectively. SEG17-SEG28 pins are used as Ports $\mathrm{P} 20-\mathrm{P} 23$, Ports $\mathrm{P} 00-\mathrm{P} 03$ and Ports P10-P13, respectively. |
| CNTR | Timer input/output | I/O | CNTR pin has the function to input the clock for the timer 1 event counter and to output the PWM signal generated by timer 2.CNTR pin is also used as Port C. |
| INT | Interrupt input | Input | INT pin accepts external interrupts. They have the key-on wakeup function which can be switched by software. INT pin is also used as Port D5. |

Note: SEG13 pin is not existed in the 4552 Group.

## MULTIFUNCTION

| Pin | Multifunction | Pin | Multifunction | Pin | Multifunction | Pin | Multifunction |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XCIN | D6 | D6 | XCIN | P20 | SEG17 | SEG17 | P20 |
| Xcout | D7 | D7 | Xcout | P21 | SEG18 | SEG18 | P21 |
| P00 | SEG21 | SEG21 | P00 | P22 | SEG19 | SEG19 | P22 |
| P01 | SEG22 | SEG22 | P01 | P23 | SEG20 | SEG20 | P23 |
| P02 | SEG23 | SEG23 | P02 | D5 | INT | INT | D5 |
| P03 | SEG24 | SEG24 | P03 | C | CNTR | CNTR | C |
| P10 | SEG25 | SEG25 | P10 | SEGo | VLC3 | VLC3 | SEG0 |
| P11 | SEG26 | SEG26 | P11 | SEG1 | VLC2 | VLC2 | SEG1 |
| P12 | SEG27 | SEG27 | P12 | SEG2 | VLC1 | VLC1 | SEG2 |
| P13 | SEG28 | SEG28 | P13 |  |  |  |  |

Notes 1: Pins except above have just single function.
2: The input/output of D5 can be used even when INT is selected.
The threshold value is different between port D5 and INT. Accordingly, be careful when the input of both is used.
3: The port C "H" output function can be used even when CNTR (output) is selected.

## DEFINITION OF CLOCK AND CYCLE

Operation source clock
The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XiN)) by the external ceramic resonator
- Clock (f(XIN)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator
- Clock (f(XCIN)) by the external quartz-crystal resonator
- System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

- Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

- Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

Table Selection of system clock

| Register MR |  |  |  | System clock | Operation mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MR3 | MR2 | MR1 | MR0 |  |  |
| 1 | 1 | 0 | 0 | $f($ STCK $)=f($ RING $) / 8$ | Internal frequency divided by 8 mode |
| 1 | 0 | 0 | 0 | $f($ STCK $)=f($ RING $) / 4$ | Internal frequency divided by 4 mode |
| 0 | 1 | 0 | 0 | $f($ STCK $)=f($ RING $) / 2$ | Internal frequency divided by 2 mode |
| 0 | 0 | 0 | 0 | $f($ STCK $)=f($ RING $)$ | Internal frequency through mode |
| 1 | 1 | 0 | 1 | $f($ STCK $)=\mathrm{f}($ XIN $) / 8$ | High-speed frequency divided by 8 mode |
| 1 | 0 | 0 | 1 | $f($ STCK $)=f($ XIN $) / 4$ | High-speed frequency divided by 4 mode |
| 0 | 1 | 0 | 1 | $f($ STCK $)=f($ XIN $) / 2$ | High-speed frequency divided by 2 mode |
| 0 | 0 | 0 | 1 | $f($ STCK $)=f($ XIN $)$ | High-speed through mode |
| 1 | 1 | 1 | 0 | $f($ STCK $)=f($ XCIN $) / 8$ | Low-speed frequency divided by 8 mode |
| 1 | 0 | 1 | 0 | $f($ STCK $)=f($ XCIN $) / 4$ | Low-speed frequency divided by 4 mode |
| 0 | 1 | 1 | 0 | $f($ STCK $)=f($ XCIN $) / 2$ | Low-speed frequency divided by 2 mode |
| 0 | 0 | 1 | 0 | $f($ STCK $)=f($ XCIN $)$ | Low-speed through mode |

Note: The $f(R I N G) / 8$ is selected after system is released from reset.

## PORT FUNCTION

| Port | Pin | $\begin{aligned} & \text { Input } \\ & \text { Output } \end{aligned}$ | Output structure | $\begin{aligned} & \hline \mathrm{I} / \mathrm{O} \\ & \text { unit } \end{aligned}$ | Control instructions | Control registers | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port D | D0-D4, D5/INT | I/O <br> (6) | N-channel open-drain/ CMOS | 1 | $\begin{aligned} & \hline \text { SD, RD } \\ & \text { SZD } \\ & \text { CLD } \end{aligned}$ | $\begin{aligned} & \text { FR1, FR2 } \\ & \text { I1, K2 } \end{aligned}$ | Output structure selection function (programmable) |
|  | XCIN/D6, Xcout/D7 | Output (2) | N-channel open-drain |  |  | RG |  |
| Port P0 | P00/SEG21-P03/SEG24 | I/O <br> (4) | N-channel open-drain/ CMOS | 4 | $\begin{aligned} & \text { OP0A } \\ & \text { IAPO } \end{aligned}$ | $\begin{aligned} & \text { FR0, PU0 } \\ & \text { K0 } \\ & \text { C1 } \end{aligned}$ | Built-in pull-up functions, key-on wakeup functions and output structure selection function (programmable) |
| Port P1 | P10/SEG25-P13/SEG28 | $\mathrm{I} / \mathrm{O}$ <br> (4) | N-channel open-drain/ CMOS | 4 | OP1A IAP1 | $\begin{aligned} & \text { FR0, PU1 } \\ & \text { K0, K1 } \\ & \text { C2 } \end{aligned}$ | Built-in pull-up functions, key-on wakeup functions and output structure selection function (programmable) |
| Port P2 | P20/SEG17-P23/SEG20 | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & (4) \\ & \hline \end{aligned}$ | N-channel open-drain/ CMOS | 4 | $\begin{aligned} & \text { OP2A } \\ & \text { IAP2 } \end{aligned}$ | $\begin{aligned} & \text { FR2 } \\ & \text { L3 } \end{aligned}$ | Output structure selection func tion (programmable) |
| Port C | C/CNTR | Output (1) | CMOS | 1 | $\begin{aligned} & \text { RCP } \\ & \text { SCP } \end{aligned}$ | W1 |  |

## CONNECTIONS OF UNUSED PINS

| Pin | Connection | Usage condition |
| :---: | :---: | :---: |
| XIN | Connect to Vss. | RC oscillator is not selected |
| Xout | Open. | - |
| XCIN/D6 | Connect to Vss. | - |
| Xcout/D7 | Open. |  |
| D0-D4 | Open. | - |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure. |
| D5/INT | Open. | INT pin input is disabled. |
|  | Connect to Vss. | N -channel open-drain is selected for the output structure. |
| C/CNTR | Open. | CNTR input is not selected for timer 1 count source. |
| $\begin{aligned} & \text { P0o/SEG21- } \\ & \text { P03/SEG24 } \end{aligned}$ | Open. | The key-on wakeup function is invalid. |
|  | Connect to Vss. | Segment output is not selected. <br> N -channel open-drain is selected for the output structure. <br> Pull-up transistor is OFF. <br> The key-on wakeup function is invalid. |
| $\begin{aligned} & \hline \text { P10/SEG25- } \\ & \text { P13/SEG28 } \end{aligned}$ | Open. | The key-on wakeup function is invalid. |
|  | Connect to Vss. | Segment output is not selected. <br> N -channel open-drain is selected for the output structure. <br> Pull-up transistor is OFF. <br> The key-on wakeup function is invalid. |
| $\begin{aligned} & \text { P20/SEG17- } \\ & \text { P23/SEG20 } \end{aligned}$ | Open. | - |
|  | Connect to Vss. | Segment output is not selected. <br> N -channel open-drain is selected for the output structure. |
| COM0-COM3 | Open. | - - |
| SEGo/VLC3 | Open. | SEG0 pin is selected. |
| SEG1/VLC2 | Open. | SEG1 pin is selected. |
| SEG2/VLC1 | Open. | SEG2 pin is selected. |
| $\begin{aligned} & \text { SEG3-SEG16 } \\ & \text { (Note) } \end{aligned}$ | Open. | - |

Note: SEG13 pin is not existed in the 4552 Group.
(Note when connecting to Vss and VdD)

- Connect the unused pins to VSS and VDD using the thickest wire at the shortest distance against noise.


## PORT BLOCK DIAGRAMS



Notes 1: ---->--- This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VDD or less.
3: i represents bits 0 to 3 .
4: As for details, refer to the external interrupt structure.

## Port block diagram (1)



Notes 1:---->---- This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VDD or less.

Port block diagram (2)


Port block diagram (3)


Notes 1:----1<---- This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VdD or less.
3: j represents bits 0 and 1.
4: k represents bits 2 and 3 .

Port block diagram (4)


Notes 1:--------- This symbol represents a parasitic diode on the port.
2: Applied potential to these ports must be VDD or less.
3: j represents bits 0 and 1 .
4: k represents bits 2 and 3 .

Port block diagram (5)


Port block diagram (6)


Port block diagram (7)


Block diagram of external interrupt

## FUNCTION BLOCK OPERATIONS CPU

## (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4bit data addition, comparison, AND operation, OR operation, and bit manipulation.

## (2) Register A and carry flag

Register $A$ is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.
Carry flag CY is a 1-bit flag that is set to " 1 " when there is a carry with the AMC instruction (Figure 1).
It is unchanged with both $A n$ instruction and $A M$ instruction. The value of $\mathrm{A}_{0}$ is stored in carry flag CY with the RAR instruction (Figure 2).
Carry flag CY can be set to "1" with the SC instruction and cleared to " 0 " with the RC instruction.

## (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8 -bit data transfer together with register $A$.
Register E is an 8-bit register. It can be used for 8-bit data transfer with register $B$ used as the high-order 4 bits and register $A$ as the low-order 4 bits (Figure 3).
Register $E$ is undefined after system is released from reset and returned from the power down mode. Accordingly, set the initial value.

## (4) Register D

Register D is a 3-bit register.
It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP $p$, BLA p, or BMLA p instruction is executed (Figure 4).
Also, when the TABP $p$ instruction is executed at UPTF flag $=" 1$ ", the high-order 2 bits of ROM reference data is stored to the low-order 2 bits of register D , the high-order 1 bit of register D is " 0 ". When the TABP p instruction is executed at UPTF flag = " 0 ", the contents of register D remains unchanged. The UPTF flag is set to " 1 " with the SUPT instruction and cleared to " 0 " with the RUPT instruction. The initial value of UPTF flag is " 0 ".
Register $D$ is undefined after system is released from reset and returned from the power down mode. Accordingly, set the initial value.


Fig. 1 AMC instruction execution example


Fig. 2 RAR instruction execution example


Fig. 3 Registers A, B and register E


Fig. 4 TABP p instruction execution example

## (5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.
The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.
Figure 5 shows the stack registers (SKs) structure.
Figure 6 shows the example of operation at subroutine call.

## (6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

## (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.


Stack pointer (SP) points "7" at reset or returning from power down mode. It points " 0 " by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after eight stack registers are used $((S P)=7),(S P)=0$ and the contents of SK0 is destroyed.

Fig. 5 Stack registers (SKs) structure


Note : Returning to the BM instruction execution address with the RT instruction, and the BM instruction becomes the NOP instruction.

Fig. 6 Example of operation at subroutine call

## (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP $p$ ) is executed.
Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0 ) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).
Make sure that the PCH does not specify after the last page of the built-in ROM.

## (9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers $Z$, $X$, and $Y$. Register $Z$ specifies a RAM file group, register $X$ specifies a file, and register $Y$ specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.
When using port $D$, set the port $D$ bit position to register $Y$ certainly and execute the SD, RD, or SZD instruction (Figure 9).

- Note

Register $Z$ of data pointer is undefined after system is released from reset.
Also, registers $Z, X$ and $Y$ are undefined in the power down mode. After system is returned from the power down mode, set these registers.


Fig. 7 Program counter (PC) structure


Fig. 8 Data pointer (DP) structure


Fig. 9 SD instruction execution example

## PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34552ED.

Table 1 ROM size and pages

| Part number | ROM (PROM) size <br> $(\times 10$ bits $)$ | Pages |
| :--- | :---: | :---: |
| M34552M4 | 4096 words | 32 (0 to 31) |
| M34552M4H | 8192 words | 64 (0 to 63) |
| M34552M8 |  |  |
| M34552M8H |  |  |
| M34552G8 |  |  |
| M34552G8H |  |  |

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.
Page 2 (addresses 010016 to $017 \mathrm{~F}_{16}$ ) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1 -word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.
ROM pattern (bits 7 to 0 ) of all addresses can be used as data areas with the TABP $p$ instruction.


Fig. 10 ROM map of M34552M8/M8H/G8/G8H


Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

## DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the $S B \mathrm{j}, \mathrm{RB} \mathrm{j}$, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers $Z, X$, and $Y$. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from power down mode).
RAM includes the area for LCD.
When writing " 1 " to a bit corresponding to displayed segment, the segment is turned on.
Table 2 shows the RAM size. Figure 12 shows the RAM map.

- Note

Register $Z$ of data pointer is undefined after system is released from reset.
Also, registers $Z, X$ and $Y$ are undefined in the power down mode. After system is returned from the power down mode, set these registers.

Table 2 RAM size

| Part number | RAM size |
| :---: | :---: |
| M34552M4/M4H | 288 words $\times 4$ bits (1152 bits) |
| M34552M8/M8H |  |
| M34552G8/G8H |  |

RAM 288 words $\times 4$ bits (1152 bits)


Note: The numbers in the shaded area indicate the corresponding segment output pin numbers.

Fig. 12 RAM map

## INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag ="1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

## (1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to " 0 " with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the El instruction is executed.

## (2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.
Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.
Table 5 shows the interrupt enable bit function.

## (3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to " 0 " when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.
Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.
If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

| Priority <br> level | Interrupt name | Activated condition | Interrupt <br> address |
| :---: | :--- | :--- | :--- |
| 1 | External 0 interrupt | Level change of INT <br> pin | Address 0 <br> in page 1 |
| 2 | Timer 1 interrupt | Timer 1 underflow | Address 4 <br> in page 1 |
| 3 | Timer 2 interrupt | Timer 2 underflow | Address 6 <br> in page 1 |
| 4 | Timer 3 interrupt | Timer 3 underflow | Address 8 <br> in page 1 |

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

| Interrupt name | Request flag | Skip instruction | Enable bit |
| :--- | :---: | :---: | :---: |
| External 0 interrupt | EXF0 | SNZ0 | V10 |
| Timer 1 interrupt | T1F | SNZT1 | V12 |
| Timer 2 interrupt | T2F | SNZT2 | V13 |
| Timer 3 interrupt | T3F | SNZT3 | V20 |

Table 5 Interrupt enable bit function

| Interrupt enable bit | Occurrence of interrupt | Skip instruction |
| :---: | :---: | :---: |
| 1 | Enabled | Invalid |
| 0 | Disabled | Valid |

## (4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)

An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).

- Interrupt enable flag (INTE)

INTE flag is cleared to " 0 " so that interrupts are disabled.

- Interrupt request flag

Only the request flag for the current interrupt source is cleared to "0."

- Data pointer, carry flag, skip flag, registers $A$ and $B$

The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

## (5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.
Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the El instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the El instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)


Fig. 13 Program example of interrupt processing

| - Program counter (PC) |  |
| :---: | :---: |
|  | Each interrupt address |
| - Stack register (SK) The address of main routine to be |  |
|  |  |
| - Interrupt enable flag (INTE) |  |
| $\qquad$ | 0 (Interrupt disabled) |
| - Interrupt request flag (only the flag for the current interrupt source) $\qquad$ 0 |  |
| - Data pointer, carry flag, registers A and B, skip flag |  |
| Stored in the interrupt stack register (SDP) automatically |  |

Fig. 14 Internal state when interrupt occurs


Fig. 15 Interrupt system diagram

## (6) Interrupt control registers

- Interrupt control register V1

Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V 1 to register A .

- Interrupt control register V2

The timer 3 interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V 2 to register A .

Table 6 Interrupt control registers

| Interrupt control register V1 |  | at reset : 00002 |  | at power down : 00002 | R/W TAV1/TV1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT2 instruction is invalid) |  |  |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT1 instruction is invalid) |  |  |
| V11 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZO instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZ0 instruction is invalid) |  |  |


| Interrupt control register V2 |  | at reset : 00002 |  | at power down : 00002 | $\begin{gathered} \hline \text { R/W } \\ \text { TAV2/TV2A } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V23 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V22 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V21 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V20 | Timer 3 interrupt enable bit | 0 | Interrupt disabled (SNZT3 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT3 instruction is invalid) |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.

## (7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10, V12, V13, V20), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).

- When an interrupt request flag is set after its interrupt is enabled (Note 1)


Notes 1: The address is stacked to the last cycle.
2: This interval of cycles depends on the executed instruction at the time when each interrupt activated condition is satisfied.

Fig. 16 Interrupt sequence

## EXTERNAL INTERRUPTS

The 4552 Group has the external 0 interrupt.
An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).
The external interrupt can be controlled with the interrupt control register 11 .

Table 7 External interrupt activated conditions

| Name | Input pin | Activated condition | Valid waveform selection bit |
| :---: | :---: | :---: | :---: |
| External 0 interrupt | D5/INT | When the next waveform is input to D5/INT pin <br> - Falling waveform ("H" $\rightarrow$ "L") <br> - Rising waveform ("L" $\rightarrow$ "H") <br> - Both rising and falling waveforms | $\begin{aligned} & \mathrm{I} 11 \\ & \mathrm{I} 12 \end{aligned}$ |



Notes 1: ------- This symbol represents a parasitic diode on the port.
2: $112(\mathrm{I} 22)=0$ : "L" level detected
$112(\mathrm{I} 22)=1$ : "H" level detected
3: $112(\mathrm{I} 22)=0$ : Falling edge detected
$112(\mathrm{I} 22)=1$ : Rising edge detected
Fig. 17 External interrupt circuit structure

## (1) External 0 interrupt request flag (EXFO)

External 0 interrupt request flag (EXFO) is set to " 1 " when a valid waveform is input to D5/INT pin.
The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16). The state of EXFO flag can be examined with the skip instruction (SNZO). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to " 0 " when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to D5/INT pin.
The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.
(1) Set the bit 3 of register I1 to " 1 " for the INT pin to be in the input enabled state.
(2) Select the valid waveform with the bits 1 and 2 of register 11.
(3) Clear the EXFO flag to "0" with the SNZ0 instruction.
(4) Set the NOP instruction for the case when a skip is performed with the SNZO instruction.
(5) Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the D5/INT pin, the EXF0 flag is set to " 1 " and the external 0 interrupt occurs.

## (2) External interrupt control registers

- Interrupt control register I1

Register 11 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAl1 instruction can be used to transfer the contents of register 11 to register A .

Table 8 External interrupt control register

| Interrupt control register I1 |  | at reset : 00002 |  | at power down : state retained | R/W TAI1/TI1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 113 | INT pin input control bit (Note 2) | 0 | INT pin input disabled |  |  |
|  |  | 1 | INT pin input enabled |  |  |
| 112 | Interrupt valid waveform for INT pin/ return level selection bit (Note 2) | 0 | Falling waveform/"L" level ("L" level is recognized with the SNZIO instruction) |  |  |
|  |  | 1 | Rising waveform/"H" level ("H" level is recognized with the SNZIO instruction) |  |  |
| 111 | INT pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 110 | INT pin Timer 1 count start synchronous circuit selection bit | 0 | Timer 1 count start synchronous circuit not selected |  |  |
|  |  | 1 | Timer 1 count start synchronous circuit selected |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: When the contents of these bits $(112, \mid 13)$ are changed, the external interrupt request flag (EXFO) may be set.

## (3) Notes on External 0 interrupts

(1) Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18(1) and then, change the bit 3 of register I 1 .
In addition, execute the SNZO instruction to clear the EXFO flag to "0" after executing at least one instruction (refer to Figure 18(2). Also, set the NOP instruction for the case when a skip is performed with the SNZO instruction (refer to Figure 183).

| : |  |
| :---: | :---: |
| LA 4 | ; (XXX02) |
| TV1A | ; The SNZO instruction is valid ...........1) |
| LA 8 | ; (1×××2) |
| TI1A | ; Control of INT pin input is changed |
| NOP | .................................................... (2) |
| SNZO | ; The SNZO instruction is executed (EXF0 flag cleared) |
| NOP | ..................................................... (3) |
| ! |  |
| $X$ : these bits are not used here. |  |

Fig. 18 External 0 interrupt program example-1
(2) Note [2] on bit 3 of register 11

When the bit 3 of register 11 is cleared to " 0 ", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the key-on wakeup function of INT pin is not used (register K20 = "0"), clear bits 2 and 3 of register 11 before system enters to the power down mode. (refer to Figure 19(1).


Fig. 19 External 0 interrupt program example-2
(3) Note on bit 2 of register 11

When the interrupt valid waveform of the D5/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXFO) may be set when the bit 2 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 201) and then, change the bit 2 of register 11.
In addition, execute the SNZO instruction to clear the EXFO flag to " 0 " after executing at least one instruction (refer to Figure 20(2). Also, set the NOP instruction for the case when a skip is performed with the SNZO instruction (refer to Figure 203).

|  |  |
| :---: | :---: |
|  |  |

Fig. 20 External 0 interrupt program example-3

## TIMERS

The 4552 Group has the following timers.

- Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value $n$. When it underflows (count to $n+1$ ), a timer interrupt request flag is set to " 1 ," new data is loaded from the reload register, and count continues (auto-reload function).

- Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio ( $n$ ). An interrupt request flag is set to " 1 " after every $n$ count of a count pulse.


## Fig. 21 Auto-reload function

The 4552 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer $1: 8$-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3 : 16-bit fixed dividing frequency timer
- Timer LC : 4-bit programmable timer
- Watchdog timer : 16-bit fixed dividing frequency timer (Timers 1, 2, and 3 have the interrupt function, respectively)

Prescaler and timers 1, 2, 3 and LC can be controlled with the timer control registers PA, W1 to W4. The watchdog timer is a free counter which is not controlled with the control register.
Each function is described below.

Table 9 Function related timers

| Circuit | Structure | Count source | Frequency dividing ratio | Use of output signal | Control register |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Prescaler | 8-bit programmable binary down counter | - Instruction clock (INSTCK) | 1 to 256 | - Timer 1, 2, and 3 count sources | PA |
| Timer 1 | 8-bit programmable binary down counter (link to INT input) | - PWM output (PWMOUT) <br> - Prescaler output (ORCLK) <br> - Timer 3 underflow (T3UDF) <br> - CNTR input | 1 to 256 | - CNTR output control <br> - Timer 1 interrupt | W1 |
| Timer 2 | 8-bit programmable binary down counter (PWM output function) | - XIN input <br> - Prescaler output (ORCLK) divided by 2 | 1 to 256 | - Timer 1 count source <br> - CNTR output <br> - Timer 2 interrupt | W2 |
| Timer 3 | 16-bit fixed dividing frequency | - XCIN input <br> - ORCLK | $\begin{array}{\|l\|} \hline 8192 \\ 16384 \\ 32768 \\ 65536 \\ \hline \end{array}$ | - Timer 1 count source <br> - Timer 3 interrupt <br> - Timer LC count source | W3 |
| Timer LC | 4-bit programmable binary down counter | - Bit 4 of timer 3 <br> - System clock (STCK) | 1 to 16 | - LCD clock | W4 |
| Watchdog timer | 16-bit fixed dividing frequency | - Instruction clock (INSTCK) | 65534 | - System reset (count twice) <br> -WDF flag decision |  |



Fig. 22 Timer structure (1)


Notes: The WEF flag is set to " 1 " at system reset or RAM back-up mode.

Data is set automatically from each reload register
when timer underflows
(auto-reload function).

Fig. 23 Timer structure (2)

Table 10 Timer related registers

| Timer control register PA |  | at reset :02 |  | at power down :02 |
| :--- | :--- | :--- | :--- | :--- |
| PA0 | Prescaler control bit | 0 | Stop (state retained) |  |


| Timer control register W1 |  | at reset : 00002 |  |  | at power down : state retained | R/W <br> TAW1/TW1A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W13 | Timer 1 count auto-stop circuit selection bit (Note 2) | 0 |  | Timer 1 count auto-stop circuit not selected |  |  |
|  |  | 1 |  | Timer 1 count auto-stop circuit selected |  |  |
| W12 | Timer 1 control bit | 0 |  | Stop (state retained) |  |  |
|  |  | 1 |  | Operating |  |  |
| W11 | Timer 1 count source selection bits (Note 3) | W11 | W10 |  | Count source |  |
|  |  | 0 | 0 | PWM signal | UT) |  |
|  |  | 0 | 1 | Prescaler out | RCLK) |  |
| W10 |  | 1 | 0 | Timer 3 unde | gnal (T3UDF) |  |
|  |  | 1 | 1 | CNTR input |  |  |



\left.| Timer control register W3 | at reset : 00002 |  | at power down : state retained | R/W |
| :---: | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |$\right]$


| Timer control register W4 |  | at reset :00002 |  | at power down : state retained |
| :---: | :--- | :---: | :--- | :--- |
|  |  |  |  |  |$|$

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").
3: Port C output is invalid when CNTR input is selected for the timer 1 count source.

## (1) Timer control registers

- Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

- Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1 . Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

- Timer control register W2

Register W2 controls the CNTR output, the expansion of " H " interval of PWM output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

- Timer control register W3

Register W3 controls the count operation and count source of timer 3. Set the contents of this register through register A with the TW5A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

- Timer control register W4

Register W4 controls the operation and count source of timer LC, the selection of CNTR output auto-control circuit and the count edge of CNTR input. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A..

## (2) Prescaler (interrupt function)

Prescaler is an 8-bit binary down counter with the prescaler reload register RPS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.
Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.
Prescaler starts counting after the following process;
(1) set data in prescaler, and
(2) set the bit 0 of register PA to " 1 ."

When a value set in reload register RPS is $n$, prescaler divides the count source signal by $n+1$ ( $n=0$ to 255).
Count source for prescaler is the instruction clock (INSTCK).
Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes " 0 "), new data is loaded from reload register RPS, and count continues (auto-reload function).
The output signal (ORCLK) of prescaler can be used for timer 1, 2, and 3 count sources.

## (3) Timer 1 (interrupt function)

Timer 1 is an 8 -bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.
Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.
When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.
Timer 1 starts counting after the following process;
(1) set data in timer 1
(2) set count source by bits 0 and 1 of register W1, and
(3) set the bit 2 of register W1 to "1."

When a value set in reload register R1 is $n$, timer 1 divides the count source signal by $\mathrm{n}+1$ ( $\mathrm{n}=0$ to 255 ).
Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes " 0 "), the timer 1 interrupt request flag (T1F) is set to " 1 ," new data is loaded from reload register R1, and count continues (auto-reload function).
INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register 11 to " 1 ."
Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."

## (4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with two timer 2 reload registers (R2L, R2H). Data can be set simultaneously in timer 2 and the reload register R2L with the T2AB instruction. Data can be set in the reload register R2H with the T2HAB instruction. The contents of reload register R2L set with the T2AB instruction can be set to timer 2 again with the T2R2L instruction. Data can be read from timer 2 with the TAB2 instruction.
Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.
When executing the T2HAB instruction to set data to reload register R2H while timer 2 is operating, avoid a timing when timer 2 underflows.
Timer 2 starts counting after the following process;
(1) set data in timer 2
(2) set count source by bit 0 of register W2, and
(3) set the bit 1 of register W2 to "1."

When a value set in reload register R2L is $n$, timer 2 divides the count source signal by $n+1$ ( $n=0$ to 255).
Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes " 0 "), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).
When bit 3 of register W2 is set to " 1 ", timer 2 reloads data from reload register R2L and R2H alternately each underflow.
Timer 2 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R2L, and the "H" interval set as reload register R2H. The PWM signal (PWMOUT) is output from CNTR pin.
When bit 2 of register W2 is set to "1" at this time, the interval (PWM signal " H " interval) set to reload register R2H for the counter of timer 2 is extended for a half period of count source.
In this case, when a value set in reload register R2H is n, timer 2 divides the count source signal by $n+1.5(n=1$ to 255$)$.
When this function is used, set " 1 " or more to reload register R2H. When bit 1 of register W4 is set to " 1 ", the PWM signal output to CNTR pin is switched to valid/invalid each timer 1 underflow. However, when timer 1 is stopped (bit 2 of register W1 is cleared to " 0 "), this function is canceled.
Even when bit 1 of a register W 2 is cleared to " 0 " in the " H " interval of PWM signal, timer 2 does not stop until it next timer 2 underflow. When clearing bit 1 of register W2 to " 0 " to stop timer 2 , avoid a timing when timer 2 underflows.

## (5) Timer 3 (interrupt function)

Timer 3 is a 16 -bit binary down counter.
Timer 3 starts counting after the following process;
(1) set count value by bits 0 and 1 of register W3,
(2) set count source by bit 3 of register W3, and
(3) set the bit 2 of register W3 to "1."

Once count is started, when timer 3 underflows (the set count value is counted), the timer 3 interrupt request flag (T3F) is set to " 1 ", and count continues.
Bit 4 of timer 3 can be used as the timer LC count source for the LCD clock generating.
When bit 2 of register W3 is cleared to " 0 ", timer 3 is initialized to "FFFF16" and count is stopped.
Timer 3 can be used as the counter for clock because it can be operated at clock operating mode (POF instruction execution). When timer 3 underflow occurs at clock operating mode, system returns from the power down state.
When operating timer 3 during clock operating mode, set 1 cycle or more of count source to the following period; from setting bit 2 of register W3 to " 1 " till executing the POF instruction.

## (6) Timer LC

Timer LC is a 4-bit binary down counter with the timer LC reload register (RLC). Data can be set simultaneously in timer LC and the reload register (RLC) with the TLCA instruction. Data cannot be read from timer LC. Stop counting and then execute the TLCA instruction to set timer LC data.
Timer LC starts counting after the following process;
(1) set data in timer LC,
(2) select the count source with the bit 2 of register W4, and
(3) set the bit 3 of register W4 to "1."

When a value set in reload register RLC is $n$, timer LC divides the count source signal by $n+1$ ( $n=0$ to 15 ).
Once count is started, when timer LC underflows (the next count pulse is input after the contents of timer LC becomes " 0 "), new data is loaded from reload register RLC, and count continues (auto-reload function).
Timer LC underflow signal divided by 2 can be used for the LCD clock.

## (7) Timer input/output pin (C/CNTR pin)

CNTR pin is used to input the timer 1 count source and output the PWM signal generated by timer 2 . When the PWM signal is output from C/CNTR pin, set "0" to the output latch of port C.
The selection of CNTR output signal can be controlled by bit 3 of register W2.
When the CNTR input is selected for timer 1 count source, timer 1 counts the waveform of CNTR input selected by bit 0 of register W4. Also, when the CNTR input is selected, the output of port C is invalid (high-impedance state).

## (8) Timer interrupt request flags (T1F, T2F, T3F)

Each timer interrupt request flag is set to " 1 " when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3).
Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.
An interrupt request flag is cleared to " 0 " when an interrupt occurs or when the next instruction is skipped with a skip instruction.

## (9) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.
Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to " 1 " and the control by INT pin input can be performed.
When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT pin.
The valid waveform of INT pin to set the count start synchronous circuit is the same as the external interrupt activated condition.
Once set, the count start synchronous circuit is cleared by clearing the bit l10 to " 0 " or reset.
However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

## (10) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.
The count auto-stop cicuit is valid by setting the bit 3 of register W1 to " 1 ". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.
This function is valid only when the timer 1 count start synchronous circuit is selected.

## (11) Precautions

Note the following for the use of timers.

- Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.
Stop counting and then execute the TPSAB instruction to set prescaler data.

- Timer count source

Stop timer 1, 2, and LC counting to change its count source.

- Reading the count value Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.
- Writing to the timer

Stop timer 1, 2 or LC counting and then execute the data write instruction (T1AB, T2AB, TLCA) to write its data.

- Writing to reload register R1, R2H

When writing data to reload register R1 or reload regiser R2H while timer 1 or timer 2 is operating, avoid a timing when timer 1 or timer 2 underflows.

- Timer 2

Avoid a timing when timer 2 underflows to stop timer 2 at PWM output function used.
When "H" interval extension function of the PWM signal is set to be "valid", set " 1 " or more to reload register R2H.

- Timer 3

Stop timer 3 counting to change its count source.

- Timer input/output pin

Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.

- Prescaler and Timer 1 count start timing and count time when operation starts
Count starts from the first rising edge of the count source (2) after Prescaler and Timer 1 operations start (1).
Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.
When selecting CNTR input as the count source of Timer 1 , Timer 1 operates synchronizing with the falling edge of CNTR input.


Fig. 24 Timer count start timing and count time when operation starts (Prescaler and Timer 1)

- Timer 2 and Timer LC count start timing and count time when operation starts
Count starts from the rising edge (2) after the first falling edge of the count source, after Timer 2 and Timer LC operations start (1). Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source operations after count starts.


Fig. 25 Timer count start timing and count time when operation starts (Timer 2 and Timer LC)

- CNTR output: invalid $(\mathrm{W} 23=" 0$ " $)$


Note: At PWM signal "H" interval extension function: valid, set " 0116 " or more to reload register R2H

Fig. 26 Timer 2 operation (reload register R2L: "0316", R2H: "0216")

CNTR output auto-control circuit by timer 1 is selected.

- CNTR output: valid (W23 = "1")

CNTR output auto-control circuit selected (W41 = " 1 ")


- CNTR output auto-control function

(1) When the CNTR output auto-control function is set to be invalid while the CNTR output is invalid, the CNTR output invalid state is retained.
(2) When the CNTR output auto-control function is set to be invalid while the CNTR output is valid, the CNTR output valid state is retained.
(3) When timer 1 is stopped, the CNTR output auto-control function becomes invalid.

Note: When the PWM signal is output from C/CNTR pin, set the output latch of port C to " 0 ".

Fig. 27 CNTR output auto-control function by timer 1
-Waveform extension function of CNTR output "H" interval: Invalid (W22 = "0"),
CNTR output: valid (W23 = " 1 "),
Count source: XIN input selected (W20 = "0"),
Reload register R2L: "0316"
Reload register R2H: "0216"



Notes 1: In order to stop timer 2 at CNTR output valid (W23 = " 1 "), avoid a timing when timer 2 underflows.
If these timings overlap, a hazard may occur in a CNTR output waveform.
2: At CNTR output valid, timer 2 stops after " H " interval of PWM signal set by reload register R2H is output.

Fig. 28 Timer 2 count start/stop timing

## WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).
The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.
After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1."
If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to " 1 ," and the RESET pin outputs " $L$ " level to reset the microcomputer.
Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to " 1 " after system is released from reset, the watchdog timer function is valid.
When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to " 0 " and the watchdog timer function is invalid.
The WEF flag is set to "1" at system reset or RAM back-up mode. The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is " 1 ", the WDF1 flag is cleared to " 0 " and the next instruction is skipped.
When the WRST instruction is executed while the WDF1 flag is " 0 ", the next instruction is not skipped.
The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.


Fig. 29 Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 30),
The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the power down mode.
When using the watchdog timer and the power down mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the power down state (refer to Figure 31).
The watchdog timer function is valid after system is returned from the power down. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the power down, and stop the watchdog timer function.

```
    \vdots
WRST ; WDF1 flag cleared
    \vdots
DI
DWDT ; Watchdog timer function enabled/disabled
WRST ; WEF and WDF1 flags cleared
:
```

Fig. 30 Program example to start/stop watchdog timer

| $\quad$ |  |
| :--- | :--- |
| WRST | ; WDF1 flag cleared |
| NOP |  |
| DI | ; Interrupt disabled |
| EPOF | ; POF instruction enabled |
| POF |  |
| $\downarrow$ |  |
| Oscillation stop |  |
| $\quad \vdots$ |  |

Fig. 31 Program example to enter the mode when using the watchdog timer

## LCD FUNCTION

The 4552 Group has an LCD (Liquid Crystal Display) controller/ driver. When the proper voltage is applied to LCD power supply input pins (VLC1-VLC3) and data are set in timer control register (W4), timer LC, LCD control registers (L1, L2, L3, C1, C2), and LCD RAM, the LCD controller/driver automatically reads the display data and controls the LCD display by setting duty and bias. 4 common signal output pins and 28 segment signal output pins can be used to drive the LCD. By using these pins, up to 112 segments (when $1 / 4$ duty and $1 / 3$ bias are selected) can be controlled to display. The LCD power input pins (VLC1-VLC3) are also used as pins SEG0-SEG2. When SEG0-SEG2 are selected, the internal power (VDD) is used for the LCD power.

## (1) Duty and bias

There are 3 combinations of duty and bias for displaying data on the LCD. Use bits 0 and 1 of LCD control register (L1) to select the proper display method for the LCD panel being used.

- $1 / 2$ duty, $1 / 2$ bias
- $1 / 3$ duty, $1 / 3$ bias
- $1 / 4$ duty, $1 / 3$ bias

Table 11 Duty and maximum number of displayed pixels

| Duty | Maximum number of displayed pixels | Used COM pins |
| :---: | :--- | :---: |
| $1 / 2$ | 56 segments | COM, COM 1 (Note) |
| $1 / 3$ | 84 segments | COM0-COM2 (Note) |
| $1 / 4$ | 112 segments | COM0-COM3 |

Note: Leave unused COM pins open.

## (2) LCD clock control

The LCD clock is determined by the timer LC count source selection bit (W42), timer LC control bit (W43), and timer LC. Accordingly, the frequency $(F)$ of the LCD clock is obtained by the following formula. Numbers (1) to (3) shown below the formula correspond to numbers in Figure 32, respectively.

- When using the prescaler output (ORCLK) as timer LC count source (W42="1")

- When using the bit 4 of timer 3 as timer LC count source (W42="0")

[LC: 0 to 15]
The frame frequency and frame period for each display method can be obtained by the following formula:

$$
\text { Frame frequency }=\frac{F}{n} \quad(H z)
$$

Frame period $=\frac{\mathrm{n}}{\mathrm{F}}(\mathrm{s})$
$\left[\begin{array}{l}\text { F: LCD clock frequency } \\ 1 / n \text { : Duty }\end{array}\right]$


Note: Count source is stopped by setting " 0 " to this bit.

Fig. 32 LCD clock control circuit structure


Fig. 33 LCD controller/driver

## (3) LCD RAM

RAM contains areas corresponding to the liquid crystal display. When " 1 " is written to this LCD RAM, the display pixel corresponding to the bit is automatically displayed.

## (4) LCD drive waveform

When " 1 " is written to a bit in the LCD RAM data, the voltage difference between common pin and segment pin which correspond to the bit automatically becomes IVLC3l and the display pixel at the cross section turns on.
When returning from reset, and in the RAM back-up mode, a display pixel turns off because every segment output pin and common output pin becomes VLC3 level.

| Z | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | 0 |  |  |  | 1 |  |  |  | 2 |  |  |  | 3 |  |  |  |
| $Y \quad$ Bits | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 |
| 8 | SEG0 | SEG0 | SEG0 | SEG0 | SEG8 | SEG8 | SEG8 | SEG8 | SEG16 | SEG16 | SEG16 | SEG16 | SEG24 | SEG24 | SEG24 | SEG24 |
| 9 | SEG1 | SEG1 | SEG1 | SEG1 | SEG9 | SEG9 | SEG9 | SEG9 | SEG17 | SEG17 | SEG17 | SEG17 | SEG25 | SEG25 | SEG25 | SEG25 |
| 10 | SEG2 | SEG2 | SEG2 | SEG2 | SEG10 | SEG10 | SEG10 | SEG10 | SEG18 | SEG18 | SEG18 | SEG18 | SEG26 | SEG26 | SEG26 | SEG26 |
| 11 | SEG3 | SEG3 | SEG3 | SEG3 | SEG11 | SEG11 | SEG11 | SEG11 | SEG19 | SEG19 | SEG19 | SEG19 | SEG27 | SEG27 | SEG27 | SEG27 |
| 12 | SEG4 | SEG4 | SEG4 | SEG4 | SEG12 | SEG12 | SEG12 | SEG12 | SEG20 | SEG20 | SEG20 | SEG20 | SEG28 | SEG28 | SEG28 | SEG28 |
| 13 | SEG5 | SEG5 | SEG5 | SEG5 |  |  | - | - | SEG21 | SEG21 | SEG21 | SEG21 |  |  |  |  |
| 14 | SEG6 | SEG6 | SEG6 | SEG6 | SEG14 | SEG14 | SEG14 | SEG14 | SEG22 | SEG22 | SEG22 | SEG22 | - | - | - |  |
| 15 | SEG7 | SEG7 | SEG7 | SEG7 | SEG15 | SEG15 | SEG15 | SEG15 | SEG23 | SEG23 | SEG23 | SEG23 | - | - | - | - |
| COM | COM3 | COM2 | COM1 | COM0 | COM3 | COM2 | COM1 | COM0 | COM3 | COM2 | COM1 | COM0 | COM3 | COM2 | COM1 | COM0 |

Fig. 34 LCD RAM map

Table 12 LCD control registers (1)

| LCD control register L1 |  | at reset : 00002 |  |  | at power down : state retained | R/W <br> TAL1/TL1A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L13 | Internal dividing resistor for LCD power supply selection bit (Note 2) | 0 |  | $2 \mathrm{r} \times 3,2 \mathrm{r} \times 2$ |  |  |
|  |  | 1 |  | $r \times 3, r \times 2$ |  |  |
| L12 | LCD control bit | 0 |  | Stop |  |  |
|  |  | 1 |  | Operating |  |  |
| L11 | LCD duty and bias selection bits | L11 | L10 | Duty |  |  |
|  |  | 0 | 0 |  | Not available |  |
|  |  | 0 | 1 | 1/2 |  |  |
| L10 |  | 1 | 0 | 1/3 |  |  |
|  |  | 1 | 1 | 1/4 |  |  |


| LCD control register L2 |  | at reset : 00002 |  |  | at power down : state retained |
| :---: | :--- | :---: | :--- | :--- | :---: | \(\left.\begin{array}{c}W <br>

TL2A\end{array}\right]\)

| LCD control register L3 |  | at reset : 11112 |  | at power down : state retained | W <br> TL3A |
| :---: | :--- | :---: | :--- | :--- | :---: |
| L33 | P23/SEG20 pin function switch bit | 0 | SEG20 |  |  |
|  |  | 1 | P23 |  |  |
| L31 | P21/SEG18 pin function switch bit | 0 | SEG19 |  |  |
|  |  | 1 | P22 |  |  |
| L30 | P20/SEG17 pin function switch bit | 1 | SEG18 | P21 |  |
|  |  | 0 | SEG17 |  |  |
|  |  | 1 | P20 |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: " $r$ (resistor) multiplied by 3 " is used at $1 / 3$ bias, and " $r$ multiplied by 2 " is used at $1 / 2$ bias.
3: VLC3 is connected to VDD internally when SEGo pin is selected.
4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.

Table 12 LCD control registers (2)

| LCD control register C1 |  | at reset : 11112 |  | at power down : state retained | $\begin{gathered} \text { W } \\ \text { TC1A } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C13 | P03/SEG24 pin function switch bit | 0 | SEG24 |  |  |
|  |  | 1 | P03 |  |  |
| C12 | P02/SEG23 pin function switch bit | 0 | SEG23 |  |  |
|  |  | 1 | P02 |  |  |
| C11 | P01/SEG22 pin function switch bit | 0 | SEG22 |  |  |
|  |  | 1 | P01 |  |  |
| C10 | P00/SEG21 pin function switch bit | 0 | SEG21 |  |  |
|  |  | 1 | P00 |  |  |


| LCD control register C2 |  | at reset :11112 |  | at power down : state retained |
| :---: | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| C23 | P13/SEG28 pin function switch bit | 0 | SEG28 |  |
|  |  | 1 | P13 |  |
| C22 | P12/SEG27 pin function switch bit | 0 | SEG27 |  |
|  |  | 1 | P12 |  |
| C21 | P11/SEG26 pin function switch bit | 0 | SEG26 |  |
|  |  | 1 | P11 |  |

Note: "R" represents read enabled, and "W" represents write enabled.

1/2 Duty, 1/2 Bias: When writing (XX10) 2 to address $M(1,2,8)$ in RAM.

$1 / 3$ Duty, $1 / 3$ Bias: When writing (X101)2 to address $M(1,2,8)$ in RAM.


1/4 Duty, $1 / 3$ Bias: When writing (1010) 2 to address $M(1,2,8)$ in RAM.


F: LCD clock frequency
X: Set an arbitrary value.
(These bits are not related to set the drive waveform at each duty.)


Fig. 35 LCD controller/driver structure

## (5) LCD power supply circuit

Select the LCD power supply circuit suitable for the using LCD panel.
The LCD power supply circuit is fixed by the followings;

- The internal dividing resistor is controlled by bit 0 of register L2.
- The internal dividing resistor is selected by bit 3 of register L1.
- The bias condition is selected by bits 0 and 1 of register L1.
- Internal dividing resistor

The 4552 Group has the internal dividing resistor for LCD power supply.
When bit 0 of register $L 2$ is set to " 0 ", the internal dividing resistor is valid. However, when the LCD is turned off by setting bit 2 of register L1 to "0", the internal dividing resistor is turned off.
The same six resistor ( $r$ ) is prepared for the internal dividing resistor. According to the setting value of bit 3 of register L1 and using bias condition, the resistor is prepared as follows;

- $L 13=$ " 0 ", $1 / 3$ bias used: $2 r \times 3=6 r$
- L13 = "0", $1 / 2$ bias used: $2 r \times 2=4 r$
- L13 = " 1 ", $1 / 3$ bias used: $r \times 3=3 r$
- L13 = " 1 ", $1 / 2$ bias used: $r \times 2=2 r$
- VLC3/SEG0 pin

The selection of VLC3/SEGo pin function is controlled with the bit 3 of register L2.
When the VLC3 pin function is selected, apply voltage of VLC3 < VDD to the pin externally.
When the SEGo pin function is selected, VLC3 is connected to VDD internally.

- VLC2/SEG1, VLC1/SEG2 pin

The selection of VLC2/SEG1 pin function is controlled with the bit 2 of register L2.
The selection of VLC1/SEG2 pin function is controlled with the bit 1 of register L2.
When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is not used, apply voltage of $0<$ VLC1 $<$ VLC2<VLC3 to these pins. Short the VLC2 pin and VLC1 pin at $1 / 2$ bias.
When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is used, the dividing voltage value generated internally is output from the VLC1 pin and VLC2 pin. The VLC2 pin and VLC1 pin have the same electric potential at $1 / 2$ bias. When SEG1 and SEG2 pin functions are selected, use the internal dividing resistor. In this time, VLC2 and VLC1 are connected to the generated dividingg voltage.


Fig. 36 LCD power supply circuit example ( $1 / 3$ bias condition selected)

## RESET FUNCTION

System reset is performed by applying " $L$ " level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.
Then when "H" level is applied to RESET pin, software starts from address 0 in page 0 .


Fig. 37 Reset release timing


Fig. 38 RESET pin input waveform and reset operation

## (1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to $100 \mu$ s or less.

If the rising time exceeds $100 \mu \mathrm{~s}$, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to $\overline{\text { RESET }}$ pin until the value of supply voltage reaches the minimum operating voltage.


Fig. 39 Structure of reset pin and its peripherals,, and power-on reset operation

Table 13 Port state at reset

| Name | Function |  |
| :--- | :--- | :--- |
| D0-D4 | D0-D4 | High-impedance (Notes 1, 2) |
| D5/INT | D5 | High-impedance (Notes 1, 2) |
| XcIN/D6, XcOUT/D7 | XcIN, Xcout | Sub-clock input |
| P00/SEG21-P03/SEG24 | P00-P03 | High-impedance (Notes 1, 2, 3) |
| P10/SEG25-P13/SEG28 | P10-P13 | High-impedance (Notes 1, 2, 3) |
| P20/SEG17-P23/SEG20 | P20-P23 | High-impedance (Notes 1, 2, 3) |
| SEG0/VLC3-SEG2/VLC1 | SEG0-SEG2 | VLC3 (VDD) level |
| SEG3-SEG12, SEG14-SEG16 | SEG3-SEG12, SEG14-SEG16 | VLC3 (VDD) level |
| COM0-COM3 | COM0-COM3 | VLC3 (VDD) level |
| C/CNTR | C | "L" (VSS) level |

[^0]
## (2) Internal state at reset

Figure 40 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 40 are undefined, so set the initial value to them.


Fig. 40 Internal state at reset

## VOLTAGE DROP DETECTION CIRCUIT (only for H version)

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.
(1) SVDE instruction

When the SVDE instruction is executed, the voltage drop deteciton circuit is valid even after system enters into the power down mode. The SVDE instruction can be executed only once.
In order to release the execution of the SVDE instruction, the system reset is required.


Fig. 41 Voltage drop detection reset circuit


Fig. 42 Voltage drop detection circuit operation waveform
(2) Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.
When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 43);
supply voltage does not fall below to VRST ${ }^{\text {', and }}$ its voltage re-goes up with no reset.
In such a case, please design a system which supply voltage is once reduced below to VRST and re-goes up after that.


Fig. 43 VDD and VRST

## POWER DOWN FUNCTION

The 4552 Group has 2-type power down functions. System enters into each power down state by executing the following instructions.

- Clock operating mode $\qquad$ EPOF and POF instructions
- RAM back-up mode $\qquad$ EPOF and POF2 instructions

When the EPOF instruction is not executed before the POF or POF2 instruction is executed, these instructions are equivalent to the NOP instruction.

## (1) Clock operating mode

The following functions and states are retained.

- RAM
- Reset circuit
- XCIN-Xcout oscillation
- LCD display
- Timer 3


## (2) RAM back-up mode

The following functions and states are retained.

- RAM
- Reset circuit


## (3) Warm start condition

The system returns from the power down state when;

- External wakeup signal is input
- Timer 3 underflow occurs in the power down mode. In either case, the CPU starts executing the software from address 0 in page 0 . In this case, the $P$ flag is " 1 ."


## (4) Cold start condition

The CPU starts executing the software from address 0 in page 0 when;

- reset pulse is input to $\overline{\text { RESET }}$ pin,
- reset by watchdog timer is performed, or
- reset by the voltage drop detection circuit is performed.

In this case, the P flag is " 0 ."

## (5) Identification of the start condition

Warm start or cold start can be identified by examining the state of the power down flag $(P)$ with the SNZP instruction. The warm start condition from the clock operating mode can be identified by examining the state of T3F flag.

Table 15 Functions and states retained at power down mode

| Function | Power down mode |  |
| :---: | :---: | :---: |
|  | Clock operating | $\begin{aligned} & \text { RAM } \\ & \text { back-up } \end{aligned}$ |
| Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2) | $\times$ | $\times$ |
| Contents of RAM | 0 | 0 |
| Interrupt control registers V1, V2 | $\times$ | $\times$ |
| Interrupt control register I1 | 0 | 0 |
| Selected oscillation circuit | $\bigcirc$ | 0 |
| Clock control register MR, RG | 0 | 0 |
| Timer 1 to timer 2 functions | (Note 3) | (Note 3) |
| Timer 3 function | $\bigcirc$ | (Note 3) |
| Timer LC function | $\bigcirc$ | (Note 3) |
| Watchdog timer function | $\times$ (Note 4) | $\times$ (Note 4) |
| Timer control registers PA | $\times$ | $\times$ |
| Timer control registers W1 to W4 | 0 | 0 |
| LCD display function | 0 | (Note 5) |
| LCD control registers L1 to L3, C1, C2 | $\bigcirc$ | $\bigcirc$ |
| Voltage drop detection circuit | (Note 6) | (Note 6) |
| Port level | (Note 7) | (Note 7) |
| Pull-up control registers PU0, PU1 | $\bigcirc$ | $\bigcirc$ |
| Key-on wakeup control registers K0 to K2 | O | $\bigcirc$ |
| Port output structure control registers FR0 to FR2 | O | O |
| External interrupt request flag (EXFO) | $\times$ | $\times$ |
| Timer interrupt request flags (T1F, T2F) | (Note 3) | (Note 3) |
| Timer interrupt request flag (T3F) | $\bigcirc$ | (Note 3) |
| Interrupt enable flag (INTE) | $\times$ | $\times$ |
| Watchdog timer flags (WDF1, WDF2) | $\times$ (Note 4) | $\times$ (Note 4) |
| Watchdog timer enable flag (WEF) | $\times$ (Note 4) | $\times$ (Note 4) |

Notes 1:"O" represents that the function can be retained, and " $X$ " represents that the function is initialized.
Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.
2: The stack pointer (SP) points the level of the stack register and is initialized to " 7 " at RAM back-up.
3: The state of the timer is undefined.
4: Initialize the watchdog timer with the WRST instruction, and then go into the power down state.
5 : LCD is turned off.
6: When the SVDE instruction is executed, this function is valid at power down.
7: In the RAM back-up mode, C/CNTR pin outputs "L" level.
However, when the CNTR input is selected (W11, W10="11"), C/ CNTR pin is in an input enabled state (output = high-impedance). Other ports retain their respective output levels.

## (6) Return signal

An external wakeup signal or timer 3 interrupt request flag (T3F) is used to return from the clock operating mode.
An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped.
Table 16 shows the return condition for each return source.

## (7) Control registers

- Key-on wakeup control register K0

Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TKOA instruction. In addition, the TAKO instruction can be used to transfer the contents of register K0 to register A.

- Key-on wakeup control register K1

Register K1 controls the return condition and the selection of valid waveform/level of port P1. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.

- Key-on wakeup control register K2

Register K2 controls the INT pin key-on wakeup function and the selection of return codition. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

- Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPUOA instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

- Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register $A$ with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU1 to register A.

- External interrupt control register I1

Register 11 controls the valid waveform of the external 0 interrupt, the input control of INT pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAl1 instruction can be used to transfer the contents of register $I 1$ to register A .

Table 16 Return source and return condition

| Return source |  | Return condition | Remarks |
| :---: | :---: | :---: | :---: |
|  | Ports P00-P03 | Return by an external falling edge ("H" $\rightarrow$ "L"). | The key-on wakeup function can be selected by two port unit. |
|  | Ports P10-P13 | Return by an external "H" level or "L" level input, or rising edge (" L " $\rightarrow$ " H ") or falling edge ("H" $\rightarrow$ "L"). <br> Return by an external "L" level input. | The key-on wakeup function can be selected by two port unit. Select the return level ("L" level or "H" level) and return condition (return by level or edge) with register K1 according to the external state before going into the power down state. |
|  | INT pin | Return by an external "H" level or "L" level input, or rising edge (" L " $\rightarrow$ " H ") or falling edge ("H" $\rightarrow$ "L"). <br> When the return level is input, the interrupt request flag (EXFO) is not set. | Select the return level ("L" level or "H" level) with register I1 and return condition (return by level or edge) with register K2 according to the external state before going into the power down state. |
| Timer 3 interrupt request flag (T3F) |  | Return by timer 3 underflow or by setting T3F to " 1 ". <br> It can be used in the clock operating mode. | Clear T3F with the SNZT3 instruction before system enters into the power down state. <br> When system enters into the power down state while T3F is " 1 ", system returns from the state immediately because it is recognized as return condition. |



Stabilizing time (a): Microcomputer starts its operation after counting the $f($ RING $)$ to 1376 times.
Stabilizing time (b): Microcomputer starts its operation after counting the $f($ RING ) to (system clock division ratio $\times 15$ ) times.
Stabilizing time (c): Microcomputer starts its operation after counting the $f(\mathrm{XIN})$ to (system clock division ratio $\times 171$ ) times.
Stabilizing time (d): Microcomputer starts its operation after counting the $f(X I N)$ to (system clock division ratio $\times 15$ ) times.
Stabilizing time (e): Microcomputer starts its operation after counting the $f(\mathrm{XCIN})$ to (system clock division ratio $\times 171$ ) times
Notes 1: Selection of the system clock by the clock control registers MR and RG is state retained at power down.
The waiting time to stabilize oscillation at return can be adjustment by setting the clock control registers MR and RG before transition to the power down state
2: Continuous execution of the EPOF instruction and the POF instruction is required to go into the clock operating state
3: Continuous execution of the EPOF instruction and the POF2 instruction is required to go into the RAM back-up state.
4: The state after system is released from reset;

- A ceramic oscillation is selected as the main clock ( $f($ XIN $)$ ).
- Main clock ( $f($ XIN $)$ ) and Suc-clock ( $f($ XCIN $)$ ) are valid.

5: When the RC oscillation circuit is used, executing the CRCK instruction is required.
If the CRCK instruction is not executed, the ceramic oscillation is selected as the main clock f(Xin).
6: When the unoperating clock is selected as the system clock, turn it on by the clock control register RG, and generate the wait time until the oscillation is stabilized, and then, switch the system clock.

Fig. 44 State transition


Fig. 45 Set source and clear source of the $P$ flag


Fig. 46 Start condition identified example using the SNZP instruction

Table 17 Key-on wakeup control register, pull-up control register and interrupt control register

| Key-on wakeup control register K0 |  | at reset : 00002 |  | at power down : state retained | R/W TAKO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| K03 | Port P12, P13 key-on wakeup control bit (Note 3) | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K02 | Port P10, P11 key-on wakeup control bit (Note 2) | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K01 | Port P02, P03 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K00 | Port P00, P01 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |


| Key-on wakeup control register K1 |  | at reset : 00002 |  | at power down : state retained | R/W TAK1/ TK1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| K13 | Ports P12, P13 return condition selection bit (Note 3) | 0 | Returned by edge |  |  |
|  |  | 1 | Returned by level |  |  |
| K12 | Ports P12, P13 valid waveform/level selection bit (Note 3) | 0 | Falling waveform/"L" level |  |  |
|  |  | 1 | Rising waveform/"H" level |  |  |
| K11 | Ports P10, P11 return condition selection bit (Note 2) | 0 | Returned by edge |  |  |
|  |  | 1 | Returned by level |  |  |
| K10 | Ports P10, P11 valid waveform/level selection bit (Note 2) | 0 | Falling waveform/"L" level |  |  |
|  |  | 1 | Rising waveform/"H" level |  |  |


| Key-on wakeup control register K2 |  | at reset : 00002 |  | at power down : state retained | $\begin{gathered} \hline \text { R/W } \\ \text { TAK2/ } \\ \text { TK2A } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| K23 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
|  |  | 0 | This bit has | , but read/write is enabled. |  |
| K22 | Not used | 1 | This bit has | , but read/write is enabled. |  |
| K21 | INT pin return condition selection bit | 0 | Returned by |  |  |
| K21 | INT pin return condition selection bit | 1 | Returned by |  |  |
| K20 | INT pin key-on wakeup control bit | 0 | Key-on wake |  |  |
| K20 | INT pin key-on wakeup control bit | 1 | Key-on wake |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: To be invalid ( $\mathrm{K} 02=$ " 0 ") key-on wakeup of ports $P 10$ and $P 11$, set the registers $K 10$ and $K 11$ to " 0 ".
3: To be invalid ( $\mathrm{K} 03=$ " 0 ") key-on wakeup of ports P 12 and P 13 , set the registers K 12 and K 13 to " 0 ".

| Pull-up control register PU0 | at reset : 00002 |  | at power down : state retained | R/W <br> TAPU0/ <br> TPU0A |
| :---: | :--- | :---: | :--- | :--- |
|  | Port P03 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |
| PU02 | Port P02 pull-up transistor <br> control bit | 1 | Pull-up transistor ON |  |
| PU01 | Port P01 pull-up transistor <br> control bit | 1 | Pull-up transistor ON |  |
|  | Port P00 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |
|  |  | 1 | Pull-up transistor ON |  |


\left.| Pull-up control register PU1 |  | at reset :00002 |  | at power down : state retained |
| :---: | :--- | :---: | :--- | :--- |
|  |  |  |  |  |
| TPU1A |  |  |  |$\right\}$


| Interrupt control register I1 |  |  | eset : 00002 | at power down : state retained | R/W <br> TAI1/TI1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 113 | INT pin input control bit (Note 2) | 0 | INT pin input disabled |  |  |
|  |  | 1 | INT pin input |  |  |
| 112 | Interrupt valid waveform for INT pin/ return level selection bit (Note 2) | 0 | Falling waveform/"L" level ("L" level is recognized with the SNZIO instruction) |  |  |
|  |  | 1 | Rising waveform/"H" level ("H" level is recognized with the SNZIO instruction) |  |  |
| 111 | INT pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 110 | INT pin Timer 1 count start synchronous circuit selection bit | 0 | Timer 1 count start synchronous circuit not selected |  |  |
|  |  | 1 | Timer 1 count start synchronous circuit selected |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: When the contents of II 2 and I 13 are changed, the external interrupt request flag (EXFO) may be set.

## CLOCK CONTROL

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- Ceramic resonator
- RC oscillation circuit
- Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.
Figure 47 shows the structure of the clock control circuit.
The 4552 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset.
Also, the ceramic resonator or the RC oscillation can be used for the main clock (f(XIN)) of the 4552 Group.
The quartz-crystal oscillator can be used for sub-clock (f(XCIN)).


Fig. 47 Clock control circuit structure

## (1) On-chip oscillator operation

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.
The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.
Be careful that variable frequencies when designing application products.

## (2) Main clock generating circuit (f(Xin))

When the MCU operates by the ceramic resonator or the RC oscillator as the main clock (f(XIN)).
After system is released from reset, the ceramic oscillation is valid for main clock.

The ceramic oscillation is invalid and the RC oscillation circuit is valid with the CRCK instruction.
The CRCK instruction can be executed only once.
Execute the CRCK instruction in the initial setting routine (executing it in address 0 in page 0 is recommended).
When the main clock ( $\mathrm{f}(\mathrm{XIN})$ ) is not used, connect XIN pin to Vss and leave Xout pin open, and do not execute the CRCK instruction (Figure 49).

## (3) Ceramic resonator

When the ceramic resonator is used as the main clock ( $f(\mathrm{XIN})$ ), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. A feedback resistor is built in between pins XIN and XOUT (Figure 50). Do not execute the CRCK instruction in program.

## (4) RC oscillation

When the RC oscillation is used as the main clock ( $f(\mathrm{XIN})$ ), connect the XIN pin to the external circuit of resistor $R$ and the capacitor $C$ at the shortest distance and leave Xout pin open. Then, execute the CRCK instruction (Figure 51).
The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.


Fig. 48 Switch to ceramic oscillation/RC oscillation


Fig. 49 Handling of XIN and Xout when operating on-chip oscillator


Fig. 50 Ceramic resonator external circuit


Fig. 51 External RC circuit

## (5) External clock

When the external clock signal is used as the main clock ( $f(\mathrm{XIN})$ ), connect the XIN pin to the clock source and leave Xout pin open. (Figure 52). Do not execute the CRCK instruction in program.
Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the power down mode (POF and POF2 instructions) cannot be used when using the external clock.

## (6) Sub-clock generating circuit $f\left(X_{C I N}\right)$

Sub-clock signal $f(X C I N)$ is obtained by externally connecting a quartz-crystal oscillator. Connect this external circuit and a quartzcrystal oscillator to pins XCIN and Xcout at the shortest distance. A feedback resistor is built in between pins XCIN and Xcout (Figure 53). XCIN pin and Xcout pin are also used as ports D6 and D7, respectively. The sub-clock oscillation circuit is invalid and the function of ports D6 and D7 are valid by setting bit 2 of register RG to " 1 ".
When sub-clock, ports D6 and D7 are not used, connect Xcin/D6 to Vss and leave Xcout/D7 open.

## (7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

## (8) Clock control register RG

Register RG controls the start/stop of each oscillation circuit. Set the contents of this register through register A with the TRGA instruction.


Fig. 52 External clock input circuit


Fig. 53 External quartz-crystal circuit

## ROM ORDERING METHOD

1.Mask ROM Order Confirmation Form*
2.Mark Specification Form*
3.Data to be written to ROM... one floppy disk.

* For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/homepage.jsp).


## Table 18 Clock control registers

| Clock control register MR |  | at reset : 11002 |  |  | at power down: state retained | $\begin{gathered} \text { R/M } \\ \text { TAMR/ } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MR3 | Operation mode selection bits | MR3 | MR2 |  | Operation mode |  |
|  |  | 0 | 0 | Through mo |  |  |
|  |  | 0 | 1 | Frequency d | 2 mode |  |
| MR2 |  | 1 | 0 | Frequency d | 4 mode |  |
|  |  | 1 | 1 | Frequency divid | 8 mode |  |
| MR3 | System clock selection bits (Note 2) | MR1 | MRo |  | System clock |  |
|  |  | 0 | 0 | f(RING) |  |  |
|  |  | 0 | 1 | f(XIN) |  |  |
| MR2 |  | 1 | 0 | $\mathrm{f}(\mathrm{XCIN})$ |  |  |
|  |  | 1 | 1 | Not availabl |  |  |


| Clock control register RG |  | at reset : 0002 |  | at power down : state retained | $\begin{gathered} \text { W } \\ \text { TRGA } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RG2 | Sub-clock (f(XCliN)) control bit (Note 4) | 0 | Sub-clock (f(XCIN)) oscillation available, ports D6 and D7 not selected |  |  |
|  |  | 1 | Sub-clock (f(XCIN)) oscillation stop, ports D6 and D7 selected |  |  |
| RG1 | Main-clock (f(XIN)) control bit (Note 4) | 0 | Main clock (f(XIN)) oscillation available |  |  |
|  |  | 1 | Main clock (f(XIN)) oscillation stop |  |  |
| RGo | On-chip oscillator (f(RING)) control bit (Note 4) | 0 | On-chip oscillator (f(RING)) oscillation available |  |  |
|  |  | 1 | On-chip oscillator (f(RING)) oscillation stop |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: The stopped clock cannot be selected for system clock.
3: "11" cannot be set to the low-order 2 bits (MR1, MRo) of register MR.
4: The oscillation circuit selected for system clock cannot be stopped.

## NOTES ON NOISE

Countermeasures against noise are described below.
The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

## 1. Shortest wiring length

(1) Wiring for RESET pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring.

## <Reason>

In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the $\overline{\text { RESET }}$ pin is required. If noise having a shorter pulse width than this is input to the RESET input pin, the reset is released before the internal state of the microcomputer is completely initialized.
This may cause a program runaway.


Fig. 54 Wiring for the $\overline{\operatorname{RESET}}$ pin
(2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.


## <Reason>

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.


Fig. 55 Wiring for clock I/O pins
(3) Wiring to CNVss pin

Connect CNVss pin to a GND pattern at the shortest distance.
The GND pattern is required to be as close as possible to the GND supplied to Vss.
In order to improve the noise reduction, to connect a $5 \mathrm{k} \Omega$ resistor serially to the CNVss pin - GND line may be valid.
As well as the above-mentioned, in this case, connect to a GND pattern at the shortest distance. The GND pattern is required to be as close as possible to the GND supplied to Vss.
<Reason>
The CNVss pin of the One Time PROM is the power source input pin for the built-in One Time PROM. When programming in the built-in One Time PROM, the impedance of the CNVss pin is low to allow the electric current for writing flow into the One Time PROM. Because of this, noise can enter easily. If noise enters the CNVss pin, abnormal instruction codes or data are read from the built-in One Time PROM, which may cause a program runaway.


Fig. 56 Wiring for the CNVss pin of the One Time PROM
2. Connection of bypass capacitor across Vss line and Vdd line

Connect an approximately $0.1 \mu \mathrm{~F}$ bypass capacitor across the Vss line and the VDD line as follows:

- Connect a bypass capacitor across the Vss pin and the Vdd pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vdd pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vdd line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vdd pin.


Fig. 57 Bypass capacitor across the Vss line and the Vdd line

## 3. Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.
(1) Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

## <Reason>

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.
(2) Installing oscillator away from signal lines where potential levels change frequently
Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.
<Reason>
Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.


Fig. 58 Wiring for a large current signal line


Fig. 59 Wiring to a signal line where potential levels change frequently
(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.
Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.


Fig. 60 Vss pattern on the underside of an oscillator

## 4. Setup for I/O ports

Setup I/O ports using hardware and software as follows:
<Hardware>

- Connect a resistor of $100 \Omega$ or more to an I/O port in series.


## <Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- Rewrite data to pull-up control registers at fixed periods.


## 5. Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.
In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine.
This example assumes that interrupt processing is repeated multiple times in a single main routine processing.
<The main routine>

- Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value $N$ should satisfy the following condition:
$\mathrm{N}+1 \geq$ (Counts of interrupt processing executed in each main routine)
As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.
- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
If the SWDT contents do not change after interrupt processing.
<The interrupt processing routine>
- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.


Fig. 61 Watchdog timer by software

## LIST OF PRECAUTIONS

(1) Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. $0.1 \mu \mathrm{~F}$ ) between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and
- use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VpP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about $5 \mathrm{k} \Omega$ (connect this resistor to CNVss/ VPP pin as close as possible).
In addtion, the MCU may be replaced with mask ROM version without the need to remove the resistor from the circuit and without any adverse effect on operation.
(2) Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)
(3) Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)


## (4) Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

## (5) Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.
Stop counting and then execute the TPSAB instruction to set prescaler data.
6) Timer count source

Stop timer 1, 2 and LC counting to change its count source.
(7) Reading the count value

Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.

8 Writing to the timer
Stop timer 1, 2 or LC counting and then execute the data write instruction (T1AB, T2AB, TLCA) to write its data.
(9) Writing to reload register R1, R2H

When writing data to reload register R1, reload register R2H while timer 1 or timer 2 is operating, avoid a timing when timer 1 or timer 2 underflows.
(10) Timer 2

Avoid a timing when timer 2 underflows to stop timer 2 at PWM output function used. When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R2H.

112
Stop timer 3 counting to change its count source.

12 Timer input/output pin
Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.
${ }^{3} 3$ Prescaler and Timer 1 count start timing and count time when operation starts
Count starts from the first rising edge of the count source (2) after Prescaler and Timer 1 operations start (1).
Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts. When selecting CNTR input as the count source of Timer 1 , Timer 1 operates synchronizing with the falling edge of CNTR input.


Fig. 62 Timer count start timing and count time when operation starts (Prescaler and Timer 1)
(14) Timer 2 and Timer LC count start timing and count time when operation starts
Count starts from the rising edge (2) after the first falling edge of the count source, after Timer 2 and Timer LC operations start (1). Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source operations after count starts.


Fig. 63 Timer count start timing and count time when operation starts (Timer 2 and Timer LC)
(15) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to " 0 " to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the power down state. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the power down state, and stop the watchdog timer function.
- When the watchdog timer function and power down function are used at the same time, execute the WRST instruction before system enters into the power down state and initialize the flag WDF1.


## (16) Multifunction

- Be careful that the output of port D5 can be used even when INT pin is selected.
The threshold value is different between port D5 and INT. Accordingly, be careful when the input of both is used.
- Be careful that the "H" output of port C can be used even when output of CNTR pin are selected.
(1) Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

## (18) D5/INT pin

(1) Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXFO) may be set when the bit 3 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 64(1) and then, change the bit 3 of register I1.
In addition, execute the SNZO instruction to clear the EXFO flag to "0" after executing at least one instruction (refer to Figure 64(2).
Also, set the NOP instruction for the case when a skip is performed with the SNZO instruction (refer to Figure 643).

| $\vdots$ |  |
| :---: | :---: |
| TV1A | ; The SNZ0 instruction is valid ...........1 |
| LA 8 | ; (1×××2) |
| TI1A | ; Control of INT pin input is changed |
| NOP | ..................................................... (2) |
| SNZ0 | ; The SNZO instruction is executed (EXF0 flag cleared) |
| NOP | .................................................... (3) |
| : |  |
| $x$ : these bits are not used here. |  |

Fig. 64 External 0 interrupt program example-1
(2) Note [2] on bit 3 of register 11

When the bit 3 of register 11 is cleared to " 0 ", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the key-on wakeup function of INT pin is not used (register K20 = "0"), clear bits 2 and 3 of register 11 before system enters to the power down mode. (refer to Figure 65(1).

| $\vdots$ |  |  |
| :--- | :--- | :--- |
| LA | 0 | $;(00 \times \times 2)$ |
| TI1A |  | ; Input of INT disabled $\ldots \ldots \ldots \ldots \ldots \ldots \ldots . . . . . . . . . . . . . . . . ~$ |

Fig. 65 External 0 interrupt program example-2
(3) Note on bit 2 of register 11

When the interrupt valid waveform of the D5/INT pin is changed with the bit 2 of register 11 in software, be careful about the following notes.

- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXFO) may be set when the bit 2 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to " 0 " (refer to Figure 66(1) and then, change the bit 2 of register IL .
In addition, execute the SNZO instruction to clear the EXFO flag to "0" after executing at least one instruction (refer to Figure 66(2)).
Also, set the NOP instruction for the case when a skip is performed with the SNZO instruction (refer to Figure 663).


Fig. 66 External 0 interrupt program example-3
(10)POF and POF2 instructions

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the power down state.
Note that system cannot enter the power down state when executing only the POF or POF2 instruction.
Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF or POF2 instruction continuously.

## 0) Power-on reset

When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to $100 \mu$ s or less.
If the rising time exceeds $100 \mu \mathrm{~s}$, connect a capacitor between the RESET pin and Vss at the shortest distance, and input " L " level to $\overline{\operatorname{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.
(21) Voltage drop detection circuit (only in H version)

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.
When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 67);
supply voltage does not fall below to VRST ${ }^{-}$, and its voltage re-goes up with no reset.
In such a case, please design a system which supply voltage is once reduced below to VRST and re-goes up after that.


Fig. 67 VDD and VRST
(2)Clock control

Execute the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). The oscillation circuit by the CRCK instruction can be selected only once.

## (3)On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.
Be careful that variable frequencies when designing application products.
Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

## (24) External clock

When the external signal clock is used as the source oscillation ( $f(\mathrm{XIN})$ ), note that the power down mode (POF and POF2 instructions) cannot be used.
25) Difference between Mask ROM version and One Time PROM version Mask ROM version and One Time PROM version have some difference of the following characteristics within the limits of an electrical property by difference of a manufacture process, builtin ROM, and a layout pattern.

- a characteristic value
- a margin of operation
- the amount of noise-proof
- noise radiation, etc.,

Accordingly, be careful of them when swithcing.
(66 Note on Power Source Voltage
When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.
In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

## CONTROL REGISTERS

| Interrupt control register V1 |  | at reset : 00002 |  | at power down : 00002 | R/W TAV1/TV1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT2 instruction is invalid) |  |  |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT1 instruction is invalid) |  |  |
| V11 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZ0 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZO instruction is invalid) |  |  |


| Interrupt control register V2 |  | at reset : 00002 |  | at power down : 00002 | $\begin{gathered} \text { R/W } \\ \text { TAV2/TV2A } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V23 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V22 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V21 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V20 | Timer 3 interrupt enable bit | 0 | Interrupt disabled (SNZT3 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT3 instruction is invalid) |  |  |


| Interrupt control register I1 |  | at reset : 00002 |  | at power down : state retained | R/W TAI1/TI1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 113 | INT pin input control bit (Note 2) | 0 | INT pin input disabled |  |  |
|  |  | 1 | INT pin input enabled |  |  |
| 112 | Interrupt valid waveform for INT pin/ return level selection bit (Note 3) | 0 | Falling waveform/"L" level ("L" level is recognized with the SNZIO instruction) |  |  |
|  |  | 1 | Rising waveform/"H" level ("H" level is recognized with the SNZIO instruction) |  |  |
| 111 | INT pin edge detection circuit control bit | 0 | One-sided edge detected |  |  |
|  |  | 1 | Both edges detected |  |  |
| 110 | INT pin Timer 1 count start synchronous circuit selection bit | 0 | Timer 1 count start synchronous circuit not selected |  |  |
|  |  | 1 | Timer 1 count start synchronous circuit selected |  |  |


| Clock control register MR |  | at reset : 11002 |  |  | at power down : state retained | $\begin{gathered} \text { R/W } \\ \text { TAMR/ } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MR3 | Operation mode selection bits | MR3 | MR2 |  | Operation mode |  |
|  |  | 0 | 0 | Through mod |  |  |
|  |  | 0 | 1 | Frequency | 2 mode |  |
| MR2 |  | 1 | 0 | Frequency | 4 mode |  |
|  |  | 1 | 1 | Frequency | 8 mode |  |
| MR3 | System clock selection bits (Note 3) | MR1 | MRo |  | System clock |  |
|  |  | 0 | 0 | f(RING) |  |  |
|  |  | 0 | 1 | $f(X I N)$ |  |  |
| MR2 |  | 1 | 0 | f (XCIN) |  |  |
|  |  | 1 | 1 | Not availabl |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: When the contents of $I 12$ and I13 are changed, the external interrupt request flag (EXFO) may be set.
3: The stopped clock cannot be selected for system clock.
4: "11" cannot be set to the low-order 2 bits (MR1, MR0) of register MR.

| Clock control register RG |  | at reset : 0002 |  | at power down : state retained | $\begin{gathered} \text { W } \\ \text { TRGA } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RG2 | Sub-clock (f(XCIN)) control bit (Note 2) | 0 | Sub-clock (f(XCIN)) oscillation available, ports D6 and D7 not selected |  |  |
|  |  | 1 | Sub-clock (f(XCIN)) oscillation stop, ports D6 and D7 selected |  |  |
| RG1 | Main-clock (f(XIN)) control bit (Note 2) | 0 | Main clock (f(XIN)) oscillation available |  |  |
|  |  | 1 | Main clock (f(XiN)) oscillation stop |  |  |
| RGo | On-chip oscillator (f(RING)) control bit (Note 2) | 0 | On-chip oscillator (f(RING)) oscillation available |  |  |
|  |  | 1 | On-chip oscillator (f(RING)) oscillation stop |  |  |


| Timer control register PA |  | at reset : 02 |  | at power down : 02 |
| :--- | :--- | :---: | :--- | :--- |
| PA0 | Prescaler control bit | 0 | Stop (state retained) |  |
|  |  | 1 | Operating |  |


| Timer control register W1 |  | at reset : 00002 |  |  | at power down : state retained | R/W TAW1/TW1A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W13 | Timer 1 count auto-stop circuit selection bit (Note 3) | 0 |  | Timer 1 count auto-stop circuit not selected |  |  |
|  |  | 1 |  | Timer 1 count auto-stop circuit selected |  |  |
| W12 | Timer 1 control bit | 0 |  | Stop (state retained) |  |  |
|  |  |  |  | Operating |  |  |
| W11 | Timer 1 count source selection bits (Note 4) | W11 | N10 |  | Count source |  |
|  |  | 0 | 0 | PWM signal | UT) |  |
|  |  | 0 | 1 | Timer 3 underflow signal (T3UDF) |  |  |
| W10 |  | 1 | 0 |  |  |  |
|  |  | 1 | 1 | CNTR input |  |  |


| Timer control register W2 |  | at reset: 00002 |  | at power down : 00002 | R/W TAW2/TW2A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W23 | CNTR pin output control bit | 0 | CNTR pin output invalid |  |  |
|  |  | 1 | CNTR pin output valid |  |  |
| W22 | PWM signal interrupt valid waveform/ return level selection bit | 0 | PWM signal "H" interval expansion function invalid |  |  |
|  |  | 1 | PWM signal "H" interval expansion function valid |  |  |
| W21 | Timer 2 control bit | 0 | Stop (state retained) |  |  |
|  |  | 1 | Operating |  |  |
| W20 | Timer 2 count soruce selection bit | 0 | XIN input |  |  |
|  |  | 1 | Prescaler output (ORCLK)/2 signal output |  |  |


\left.| Timer control register W3 | at reset :00002 |  | at power down : state retained | R/W |
| :---: | :--- | ---: | :--- | :--- | :--- |
|  |  |  |  |  |$\right]$

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: The oscillation circuit selected for system clock cannot be stopped.
3: This function is valid only when the timer 1 count start synchronous circuit is selected ( $110=$ " 1 ").
4: Port C output is invalid when CNTR input is selected for the timer 1 count source.

\left.| Timer control register W4 |  | at reset : 00002 |  | at power down : state retained |
| :---: | :--- | :---: | :--- | :--- |
|  |  |  |  |  |$\right]$


| LCD control register L1 |  | at reset : 00002 |  |  | at power down : state retained | R/W <br> TAL1/TL1A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L13 | Internal dividing resistor for LCD power supply selection bit (Note 2) | 0 |  | $2 r \times 3,2 r \times 2$ |  |  |
|  |  | 1 |  | $r \times 3, r \times 2$ |  |  |
| L12 | LCD control bit | 0 |  | Stop |  |  |
|  |  | 1 |  | Operating |  |  |
| L11 | LCD duty and bias selection bits | L11 | L10 | Duty | Bia |  |
|  |  | 0 | 0 |  | Not available |  |
|  |  | 0 | 1 | 1/2 | 1/ |  |
| L10 |  | 1 | 0 | 1/3 | 1/ |  |
|  |  | 1 | 1 | 1/4 | 1/ |  |


| LCD control register L2 |  | at reset : 00002 |  | at power down : state retained | $\begin{gathered} \text { W } \\ \text { TL2A } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L23 | SEGo/VLC3 pin function switch bit (Note 3) | 0 | SEG0 |  |  |
|  |  | 1 | VLC3 |  |  |
| L22 | SEG1/VLC2 pin function switch bit (Note 4) | 0 | SEG1 |  |  |
|  |  | 1 | VLC2 |  |  |
| L21 | SEG2/VLC1 pin function switch bit (Note 4) | 0 | SEG2 |  |  |
|  |  | 1 | VLC1 |  |  |
| L20 | Internal dividing resistor for LCD power supply control bit | 0 | Internal dividing resistor valid |  |  |
|  |  | 1 | Internal dividing resistor invalid |  |  |


| LCD control register L3 |  | at reset : 11112 |  | at power down : state retained |
| :---: | :--- | :--- | :--- | :--- |
|  |  | 0 | SEG20 |  |
| L32 | P22/SEG19 pin function switch bit | 1 | P23 |  |
|  |  | 1 | P22 |  |
|  |  | 0 | SEG18 |  |
| L30 | P20/SEG17 pin function switch bit | 1 | P21 |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: "r (resistor) multiplied by 3 " is used at $1 / 3$ bias, and "r multiplied by 2 " is used at $1 / 2$ bias.
3: VLC3 is connected to VDD internally when SEGo pin is selected.
4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.

| LCD control register C1 |  | at reset : 11112 |  | at power down : state retained | $\begin{gathered} \mathrm{W} \\ \mathrm{TC} 1 \mathrm{~A} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C13 | P03/SEG24 pin function switch bit | 0 | SEG24 |  |  |
|  |  | 1 | P03 |  |  |
| C12 | P02/SEG23 pin function switch bit | 0 | SEG23 |  |  |
|  |  | 1 | P02 |  |  |
| C11 | P01/SEG22 pin function switch bit | 0 | SEG22 |  |  |
|  |  | 1 | P01 |  |  |
| C10 | P00/SEG21 pin function switch bit | 0 | SEG21 |  |  |
|  |  | 1 | POo |  |  |


| LCD control register C2 |  | at reset : 11112 |  | at power down : state retained | $\begin{gathered} \mathrm{W} \\ \mathrm{TC} 2 \mathrm{~A} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C23 | P13/SEG28 pin function switch bit | 0 | SEG28 |  |  |
|  |  | 1 | P13 |  |  |
| C22 | P12/SEG27 pin function switch bit | 0 | SEG27 |  |  |
|  |  | 1 | P12 |  |  |
| C21 | P11/SEG26 pin function switch bit | 0 | SEG26 |  |  |
|  |  | 1 | P11 |  |  |
| C20 | P10/SEG25 pin function switch bit | 0 | SEG25 |  |  |
|  |  | 1 | P10 |  |  |


| Pull-up control register PU0 |  | at reset : 00002 |  | at power down : state retained | R/W <br> TAPU0/ <br> TPUOA |
| :---: | :--- | :---: | :--- | :--- | :--- |
| PU03 | Port P03 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |  |
|  | Port P02 pull-up transistor <br> control bit | 1 | Pull-up transistor ON |  |  |
| PU01 | Port P01 pull-up transistor <br> control bit | 1 | Pull-up transistor OFF ON |  |  |
|  | Port P00 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |


| Pull-up control register PU1 |  | at reset : 00002 |  | at power down : state retained | R/W <br> TAPU1/ <br> TPU1A |
| :---: | :--- | :---: | :--- | :--- | :--- |
| PU13 | Port P13 pull-up transistor <br> control bit | 0 | Pull-up transistor OFF |  |  |
|  | PU12 | Port P12 pull-up transistor <br> control bit | 0 | Pull-up transistor ON |  |
| PU11 | Port P11 pull-up transistor <br> control bit | 1 | Pull-up transistor OFF |  |  |
|  | Port P10 pull-up transistor ON <br> control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |

Note: "W" represents write enabled.

| Port output structure control register FR0 |  | at reset : 00002 |  | at power down : state retained |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FR03 | Ports P12, P13 output structure selection bit | 0 | N-channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |
| FR02 | Ports P10, P11 output structure selection bit | 0 | N-channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |
| FR01 | Ports $\mathrm{P} 02, \mathrm{PO} 3$ output structure selection bit | 0 | N -channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |
| FRO0 | Ports P00, P01 output structure selection bit | 0 | N-channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |


| Port output structure control register FR1 |  | at reset : 00002 |  | at power down : state retained | W TFR1A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FR13 | Port D3 output structure selection bit | 0 | N-channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |
| FR12 | Port D2 output structure selection bit | 0 | N-channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |
| FR11 | Port D1 output structure selection bit | 0 | N-channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |
| FR10 | Port Do output structure selection bit | 0 | N-channel open-drain output |  |  |
|  |  | 1 | CMOS output |  |  |


| Port output structure control register FR2 |  | at reset : 00002 |  | at power down : state retained |
| :---: | :--- | :---: | :--- | :--- |
| FR23 | Ports P22, P23 output structure selection bit | 0 | N-channel open-drain output |  |
| FR22 |  | 1 | CMOS output |  |
|  |  | 1 | N-channel open-drain output |  |
| FR21 | Port D5 output structure selection bit | 0 | CMOS output |  |
|  |  | 1 | CMOS output |  |

Note: "W" represents write enabled.

| Key-on wakeup control register K0 |  | at reset : 00002 |  | at power down : state retained | R/W <br> TAK0/ <br> TKOA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| K03 | Port P12, P13 key-on wakeup control bit (Note 3) | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K02 | Port P10, P11 key-on wakeup control bit (Note 2) | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K01 | Port P02, P03 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K00 | Port P00, P01 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |


| Key-on wakeup control register K1 |  | at reset : 00002 |  | at power down : state retained | $\begin{gathered} \text { R/W } \\ \text { TAK1/ } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| K13 | Ports P12, P13 return condition selection bit (Note 3) | 0 | Returned by edge |  |  |
|  |  | 1 | Returned by level |  |  |
| K12 | Ports P12, P13 valid waveform/level selection bit (Note 3) | 0 | Falling waveform/"L" level |  |  |
|  |  | 1 | Rising waveform/"H" level |  |  |
| K11 | Ports P10, P11 return condition selection bit (Note 2) | 0 | Returned by edge |  |  |
|  |  | 1 | Returned by level |  |  |
| K10 | Ports P10, P11 valid waveform/level selection bit (Note 2) | 0 | Falling waveform/"L" level |  |  |
|  |  | 1 | Rising waveform/"H" level |  |  |


| Key-on wakeup control register K2 |  | at reset : 00002 |  | at power down : state retained | $\begin{aligned} & \text { R/W } \\ & \text { TAK2/ } \\ & \text { TK2A } \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| K23 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| K22 | Not used | 0 | This bit has | but read/write is enabled. |  |
|  |  | 1 |  |  |  |
| K21 | INT pin return condition selection bit | 0 | Returned by |  |  |
| K21 | INT pin return condition selection bit | 1 | Returned by |  |  |
| K20 | INT pin key-on wakeup control bit | 0 | Key-on wake |  |  |
| K20 | INT pin key-on wakeup control bit | 1 | Key-on wake |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: To be invalid ( $\mathrm{K} 02=$ " 0 ") key-on wakeup of ports P 10 and P 11 , set the registers K 10 and K 11 to " 0 ".
3: To be invalid ( $\mathrm{K} 03=$ " 0 ") key-on wakeup of ports P 12 and P 13 , set the registers K 12 and K 13 to " 0 ".

## INSTRUCTIONS

The 4552 Group has the 124 (123) instructions. Each instruction is described as follows;
(1) Index list of instruction function
(2) Machine instructions (index by alphabet)
(3) Machine instructions (index by function)
(4) Instruction code table

| Symbol | Contents | Symbol | Contents |
| :---: | :---: | :---: | :---: |
| A | Register A (4 bits) | PS | Prescaler |
| B | Register B (4 bits) | T1 | Timer 1 |
| DR | Register DR (3 bits) | T2 | Timer 2 |
| E | Register E (8 bits) | T3 | Timer 3 |
| V1 | Interrupt control register V1 (4 bits) | TLC | Timer LC |
| V2 | Interrupt control register V2 (4 bits) | T1F | Timer 1 interrupt request flag |
| 11 | Interrupt control register I1 (4 bits) | T2F | Timer 2 interrupt request flag |
| MR | Clock control register MR (4 bits) | T3F | Timer 3 interrupt request flag |
| RG | Clock control register RG (3 bits) | WDF1 | Watchdog timer flag |
| PA | Timer control register PA (1 bit) | WEF | Watchdog timer enable flag |
| W1 | Timer control register W1 (4 bits) | INTE | Interrupt enable flag |
| W2 | Timer control register W2 (4 bits) | EXFO | External 0 interrupt request flag |
| W3 | Timer control register W3 (4 bits) | $P$ | Power down flag |
| W4 | Timer control register W4 (4 bits) |  |  |
| L1 | LCD control register L1 (4 bits) | D | Port D (8 bits) |
| L2 | LCD control register L2 (4 bits) | P0 | Port P0 (4 bits) |
| L3 | LCD control register L3 (4 bits) | P1 | Port P1 (4 bits) |
| C1 | LCD control register C1 (4 bits) | P2 | Port P2 (4 bits) |
| C2 | LCD control register C2 (4 bits) | C | Port C (1 bit) |
| PU0 | Pull-up control register PU0 (4 bits) |  |  |
| PU1 | Pull-up control register PU1 (4 bits) |  | Hexadecimal variable |
| FR0 | Port output structure control register FR0 (4 bits) | y | Hexadecimal variable |
| FR1 | Port output structure control register FR1 (4 bits) | z | Hexadecimal variable |
| FR2 | Port output structure control register FR2 (4 bits) | P | Hexadecimal variable |
| K0 | Key-on wakeup control register K0 (4 bits) | n | Hexadecimal constant |
| K1 | Key-on wakeup control register K1 (4 bits) | i | Hexadecimal constant |
| K2 | Key-on wakeup control register K2 (4 bits) |  | Hexadecimal constant |
| X | Register X (4 bits) | $\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ | Binary notation of hexadecimal variable A |
| Y | Register Y (4 bits) |  | (same for others) |
| Z | Register Z (2 bits) |  |  |
| DP | Data pointer (10 bits) (It consists of registers $\mathrm{X}, \mathrm{Y}$, and Z ) | $\stackrel{\leftarrow}{\leftarrow}$ | Direction of data movement <br> Data exchange between a register and memory |
| PC | Program counter (14 bits) | ? | Decision of state shown before "?" |
| PCH | High-order 7 bits of program counter | ( ) | Contents of registers and memories |
| PCL | Low-order 7 bits of program counter | - | Negate, Flag unchanged after executing instruction |
| SK | Stack register (14 bits $\times 8$ ) | M(DP) | RAM address pointed by the data pointer |
| SP | Stack pointer (3 bits) | a | Label indicating address a6 a5 a4 a3 a2 a1 a0 |
| CY | Carry flag | p, a | Label indicating address a6 a5 a4 a3 a2 a1 a0 |
| UPTF | High-order bit reference enable flag |  | in page p6 p5 p4 p3 p2 p1 p0 |
| RPS | Prescaler reload register (8 bits) | C | Hex. C + Hex. number x |
| R1 | Timer 1 reload register (8 bits) | $\stackrel{+}{x}$ |  |
| R3 | Timer 3 reload register (8 bits) |  |  |
| R2L | Timer 2 reload register (8 bits) |  |  |
| R2H | Timer 2 reload register (8 bits) |  |  |
| RLC | Timer LC reload register (4 bits) |  |  |

Note : Some instructions of the 4552 Group has the skip function to unexecute the next described instruction. The 4552 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes " 1 " if the TABP p, RT, or RTS instruction is skipped.

INDEX LIST OF INSTRUCTION FUNCTION


Note: p is 0 to 31 for M34552M4/M4H.
$p$ is 0 to 63 for $\mathrm{M} 34552 \mathrm{M} 8 / \mathrm{M} 8 \mathrm{H} / \mathrm{G8} / \mathrm{G} 8 \mathrm{H}$.

INDEX LIST OF INSTRUCTION FUNCTION (continued)


Note: p is 0 to 31 for $\mathrm{M} 34552 \mathrm{M} 4 / \mathrm{M} 4 \mathrm{H}$.
$p$ is 0 to 63 for $\mathrm{M} 34552 \mathrm{M} 8 / \mathrm{M} 8 \mathrm{H} / \mathrm{G} 8 / \mathrm{G} 8 \mathrm{H}$.

INDEX LIST OF INSTRUCTION FUNCTION (continued)


## INDEX LIST OF INSTRUCTION FUNCTION (continued)

| $\begin{gathered} \text { Group- } \\ \text { ing } \end{gathered}$ | Mnemonic | Function |
| :---: | :---: | :---: |
| 은 <br> 흥 <br> 응 <br> 0 <br> 1 | TAL1 | $(\mathrm{A}) \leftarrow(\mathrm{L} 1)$ |
|  | TL1A | $(\mathrm{L} 1) \leftarrow(\mathrm{A})$ |
|  | TL2A | $(\mathrm{L} 2) \leftarrow(\mathrm{A})$ |
|  | TL3A | $(\mathrm{L} 3) \leftarrow(\mathrm{A})$ |
|  | TC1A | $(\mathrm{C} 1) \leftarrow(\mathrm{A})$ |
|  | TC2A | $(\mathrm{C} 2) \leftarrow(\mathrm{A})$ |
|  | NOP | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$ |
|  | POF | Transition to clock operating mode |
|  | POF2 | Transition to RAM back-up mode |
|  | EPOF | POF, POF2 instructions valid |
|  | SNZP | $(P)=1 ?$ |
|  | DWDT | Stop of watchdog timer function enabled |
|  | SRST | System reset |
|  | WRST | $\begin{aligned} & (\mathrm{WDF} 1)=1 ? \\ & (\mathrm{WDF} 1) \leftarrow 0 \end{aligned}$ |
|  | RUPT | $($ UPTF) $\leftarrow 0$ |
|  | SUPT | $(\mathrm{UPTF}) \leftarrow 1$ |
|  | SVDE <br> (Note) | At power down mode, voltage drop detection circuit valid |

Note: The SVDE instruction can be used only for the H version.

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

| A n (Add n and accumulator) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | D9 |  |  |  |  | Do |  |  |  |  |  |  | $\square_{16}$ | Number of words | Number of cycles | Flag CY | Skip condition |
|  | 0 | 0 | 0 | 1 | 1 | 0 | n | n | n | n 2 | 0 | 6 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | Overflow = 0 |
| Operation: | $\begin{aligned} & (A) \leftarrow(A)+n \\ & n=0 \text { to } 15 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: | Arithmetic operation |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description | Adds the value n in the immediate field to register A , and stores a result in register A . The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. <br> Executes the next instruction when there is overflow as the result of operation. |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

AM (Add accumulator and Memory)


Operation: $\quad(A) \leftarrow(A)+(M(D P))$

Grouping: Arithmetic operation
Description: Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.

AMC (Add accumulator, Memory and Carry)



MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

Operation: $\quad(P C L) \leftarrow$ a6 to a0

| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :--- | :---: | :---: | :---: |
| 1 | 1 | - | - |
| Grouping: | Branch operation |  |  |
| Description: | Branch within a page : Branches to address <br> a in the identical page. |  |  |
| Note: | Specify the branch address within the page <br> including this instruction. |  |  |

BL p, a (Branch Long to address a in page p)


BLA p (Branch Long to address (D) + (A) in page p)
 (DR2 DR1 DRo A3 A2 A1 Ao)2 specified by registers $D$ and $A$ in page $p$.
Note: $\quad p$ is 0 to 31 for $\mathrm{M} 34552 \mathrm{M} 4 / \mathrm{M} 4 \mathrm{H}$ and $p$ is 0 to 63 for M34552M8/M8H/G8/G8H.

BM a (Branch and Mark to address a in page 2)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

BML p, a (Branch and Mark Long to address a in page p)


BMLA p (Branch and Mark Long to address (D) + (A) in page p)

| Instruction code | D9 |  |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 3 | 0 |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 2 | 2 | - | - |
|  |  | 0 | p |  | p4 | 0 | 0 | p3 | p2 | p1 | p0 ${ }_{2}$ | 2 | p | p |  |  |  |  |  |

Operation: $\quad(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$
$(\mathrm{SK}(\mathrm{SP})) \leftarrow(\mathrm{PC})$
$($ PCH $) \leftarrow$ p
$(\mathrm{PCL}) \leftarrow(\mathrm{DR} 2-\mathrm{DR} 0, \mathrm{~A} 3-\mathrm{Ao})$
Grouping: Subroutine call operation

Description: Call the subroutine : Calls the subroutine at address (DR2 DR1 DRo A3 A2 A1 A0)2 specified by registers $D$ and $A$ in page $p$.
Note: $\quad \mathrm{p}$ is 0 to 31 for M34552M4/M4H and $p$ is 0 to 63 for M34552M8/M8H/G8/G8H.
Be careful not to over the stack because the maximum level of subroutine nesting is 8 .

CLD (CLear port D)


CMA (CoMplement of Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)



DWDT (Disable WatchDog Timer)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)



EPOF (Enable POF instruction)


IAPO (Input Accumulator from port P0)


IAP1 (Input Accumulator from port P1)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

IAP2 (Input Accumulator from port P2)


INY (INcrement register Y)


LA n (Load n in Accumulator)


LXY x, y (Load register $X$ and $Y$ with $x$ and $y$ )


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

LZ z (Load register Z with z)


## NOP (No OPeration)



OPOA (Output port P0 from Accumulator)


OP1A (Output port P1 from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## OP2A (Output port P2 from Accumulator)



OR (logical OR between accumulator and memory)


## POF (Power OFf)



POF2 (Power OFf2)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

RAR (Rotate Accumulator Right)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | D 16 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | 0/1 | - |
| Operation: | $\rightarrow \mathrm{CY} \rightarrow{\mathrm{A} 32 \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A} 0}$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Arithmetic operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Descriptio | Rotates 1 cluding th right. | bit of the contents | ents of register carry flag CY to |

RB j (Reset Bit)


RC (Reset Carry flag)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## RD (Reset port D specified by register Y)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  | 0 | 1 | $4{ }_{16}$ |  |  |  |  |
| Operation: | $(\mathrm{D}(\mathrm{Y})) \leftarrow 0$ <br> However, $(\mathrm{Y})=0 \text { to } 7$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Input/Output operation <br> Description: Clears (0) to a bit of port $D$ specified by reg- <br> ister $Y$. |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

RT (ReTurn from subroutine)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 4 | 4 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 2 | - | - |
| Operation: | $\begin{aligned} & (\mathrm{PC}) \leftarrow(\mathrm{SK}(\mathrm{SP})) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Return operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description | Returns called the | om subr subroutine. | ne to the rou |

## RTI (ReTurn from Interrupt)



RTS (ReTurn from subroutine and Skip)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)



SC (Set Carry flag)


## SCP (Set Port C)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SD (Set port D specified by register Y )


## SEAM (Skip Equal, Accumulator with Memory)


Operation: $\quad(A)=(M(D P))$ ?

| Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 |  | $(\mathrm{A})=(\mathrm{M}(\mathrm{DP}))^{\text {a }}$ |
| Grouping: Comparison operation | Comparison operation |  |  |
| Description: | Skips the next instruction when the contents of register A is equal to the contents of M(DP). <br> Executes the next instruction when the contents of register A is not equal to the contents of M(DP). |  |  |

SNZO (Skip if Non Zero condition of external 0 interrupt request flag)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SNZIO (Skip if Non Zero condition of external 0 Interrupt input pin)


SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)


SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 | 8 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | $\mathrm{V} 13=0:(\mathrm{T} 2 \mathrm{~F})=1$ |
| Operation: | $\begin{aligned} & \mathrm{V} 13=0:(\mathrm{T} 2 \mathrm{~F})=1 ? \\ & (\mathrm{~T} 2 \mathrm{~F}) \leftarrow 0 \\ & \mathrm{~V} 13=1: \text { SNZT2 = NOP } \\ & (\mathrm{V} 13=\text { bit } 3 \text { of interrupt control register } \mathrm{V} 1) \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Timer operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: When V13 $=0$ : Clears (0) to the T2F flag and skips the next instruction when timer 2 interrupt request flag T2F is " 1 ." When the T2F flag is " 0 ," executes the next instruction. <br> When V13 = 1 : This instruction is equivalent to the NOP instruction. |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SNZT3 (Skip if Non Zero condition of Timer 3 interrupt request flag)


SRST (System ReSeT)


## SUPT (Set UPTF flag)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do | - |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 5 | 9 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $($ UPTF) $\leftarrow 1$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Other operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Descriptio | Sets (1) to flag. | high-ord | t reference en |

SVDE (Se Voltage Detector Enable flag)


Note: This instruction can be used only for H version.

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## SZB j (Skip if Zero, Bit)



## SZC (Skip if Zero, Carry flag)



SZD (Skip if Zero, port D specified by register Y)


T1AB (Transfer data to timer 1 and register R1 from Accumulator and register B)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

T2AB (Transfer data to timer 2 and register R2L from Accumulator and register B)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $1{ }_{2}$ | 2 | 3 | 1 |  |  |  |  |  |
| Operation: | $($ R2L7-R2L4) $\leftarrow(\mathrm{B})$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Timer operation |  |  |  |
|  | $(\mathrm{T} 27-\mathrm{T} 24) \leftarrow(\mathrm{B})$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Description | Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2L. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2L. |  |  |
|  | $(\mathrm{R} 2 \mathrm{~L} 3-\mathrm{R} 2 \mathrm{Lo}) \leftarrow(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $(\mathrm{T} 23-\mathrm{T} 20) \leftarrow(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

T2HAB (Transfer data to register R2H from Accumulator and register B)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  | 2 | 9 | 4 |  |  |  | - |  |
| Operation: |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Timer operation |  |  |  |
|  | $\left(\mathrm{R}_{2} \mathrm{H}_{3}-\mathrm{R} 2 \mathrm{H}_{0}\right) \leftarrow(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2H. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2H. |  |  |  |

T2R2L (Transfer data to timer 2 from register R2L)


TAB (Transfer data to Accumulator from register B)

| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  | 0 | 1 | E 16 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $(\mathrm{A}) \leftarrow(\mathrm{B})$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Register to register transfer |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: | Transfers the contents of register B to register A . |  |  |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAB1 (Transfer data to Accumulator and register B from timer 1)


TAB2 (Transfer data to Accumulator and register B from timer 2)


TABE (Transfer data to Accumulator and register B from register E)


TABP p (Transfer data to Accumulator and register B from Program memory in page p)


## Operation:

## Grouping: Arithmetic operation

$(\mathrm{SK}(\mathrm{SP})) \leftarrow(\mathrm{PC})$
(PCH) $\leftarrow$ p (Note)
(PCL) $\leftarrow\left(\mathrm{DR}_{2}-\mathrm{DR} 0, \mathrm{~A} 3-\mathrm{A} 0\right)$
at (UPTF) =0 at (UPTF) $=1$
$(B) \leftarrow(\operatorname{ROM}(P C)) 7-4(D R 2) \leftarrow(0)$
$($ A $) \leftarrow(\operatorname{ROM}(\mathrm{PC})) 3-0$
DR1, DRo) $\leftarrow(R O M(P C)) 9,8$
(B) $\leftarrow(\mathrm{ROM}(\mathrm{PC})) 7-4$
$(A) \leftarrow($ ROM $(P C)) 3-0$
$(\mathrm{PC}) \leftarrow(\mathrm{SK}(\mathrm{SP}))$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$

## Description:

UPTF $=0$ : Transfers bits 7 to 4 to register $B$ and bits 3 to 0 to register $A$. These bits 9 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers $A$ and $D$ in page $p$.
UPTF $=1$ : Transfers bits 9,8 to register D, bits 7 to 4 to register $B$ and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DRo A3 A2 $\left.A_{1} A 0\right) 2$ specified by registers $A$ and $D$ in page $p$.
Note: p is 0 to 31 for M34552M4/M4H, and p is 0 to 63 for M34552M8/M8H/G8/G8H. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TABPS (Transfer data to Accumulator and register B from PreScaler)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 2 | 7 | 5 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $\begin{aligned} & (\mathrm{B}) \leftarrow(\text { TPS } 7-\text { TPS } 4) \\ & (\mathrm{A}) \leftarrow(\text { TPS } 3-\text { TPS }) \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Timer operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description | Transfers TPS4) of transfers of prescal | the high prescale e low-ord $r$ to regist | der 4 bits (TP register B, bits (TPS3-TP |

TAD (Transfer data to Accumulator from register D)


TAl1 (Transfer data to Accumulator from register I1)


Operation: $\quad(\mathrm{A}) \leftarrow(\mathrm{I})$

Grouping: Interrupt operation
Description: Transfers the contents of interrupt control register I1 to register A.

TAKO (Transfer data to Accumulator from register K0)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## TAK1 (Transfer data to Accumulator from register K1)



TAK2 (Transfer data to Accumulator from register K2)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | $\begin{gathered} \text { Number of } \\ \text { words } \end{gathered}$ | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | $0{ }_{2}$ | 2 | 5 | A ${ }_{16}$ |  |  |  |  |
| Operation: | $(\mathrm{A}) \leftarrow(\mathrm{K} 2)$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Input/Output operation |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: | Transfers control reg | he conte ster K2 to | f key-on wake ister A . |

TAL1 (Transfer data to Accumulator from register L1)


## Operation: $\quad(A) \leftarrow(L 1)$

| Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 | - | - |
| Grouping: LCD control operation |  |  |  |
| Description: $\begin{array}{ll}\text { Transfers the conte } \\ & \text { ter L1 to register } A\end{array}$ |  |  |  |

TAM j (Transfer data to Accumulator from Memory)

$(\mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j})$
$j=0$ to 15

Description: After transferring the contents of M(DP) to register $A$, an exclusive OR operation is performed between register $X$ and the value $j$ in the immediate field, and stores the result in register $X$.

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAMR (Transfer data to Accumulator from register MR)


TAPU0 (Transfer data to Accumulator from register PU0)


TAPU1 (Transfer data to Accumulator from register PU1)


TASP (Transfer data to Accumulator from Stack Pointer)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAV1 (Transfer data to Accumulator from register V1)


TAV2 (Transfer data to Accumulator from register V2)


TAW1 (Transfer data to Accumulator from register W1)


TAW2 (Transfer data to Accumulator from register W2)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAW3 (Transfer data to Accumulator from register W3)


TAW4 (Transfer data to Accumulator from register W4)


TAX (Transfer data to Accumulator from register X)


TAY (Transfer data to Accumulator from register Y)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  | 0 | 1 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $(\mathrm{A}) \leftarrow(\mathrm{Y})$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Description | Register to register transfer |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Transfers ter A. | he conte | register Y to r |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)




TBA (Transfer data to register B from Accumulator)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | $\begin{gathered} \text { Number of } \\ \text { words } \end{gathered}$ | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  | 0 | 0 | E 16 |  |  |  |  |
| Operation: $\quad(\mathrm{B}) \leftarrow(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Register to register transfer |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: Transfers the contents of register A to register B. |  |  |  |

## TC1A (Transfer data to register C1 from Accumulator)



TC2A (Transfer data to register C2 from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TDA (Transfer data to register D from Accumulator and register B)


TEAB (Transfer data to register E from Accumulator and register B)

| Instruction code | D9 Do |  |  |  |  |  |  |  |  |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | A ${ }_{16}$ |  |  |  |  |
| Operation: | $\begin{aligned} & \left(\mathrm{E}_{7}-\mathrm{E}_{4}\right) \leftarrow(\mathrm{B}) \\ & \left(\mathrm{E} 3-\mathrm{E}_{0}\right) \leftarrow(\mathrm{A}) \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Register to register transfer |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TFR0A (Transfer data to register FR0 from Accumulator)


## TFR1A (Transfer data to register FR1 from Accumulator)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TFR2A (Transfer data to register FR2 from Accumulator)


TI1A (Transfer data to register I1 from Accumulator)


TKOA (Transfer data to register K0 from Accumulator)


TK1A (Transfer data to register K1 from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TK2A (Transfer data to register K2 from Accumulator)


TL1A (Transfer data to register L1 from Accumulator)


TL2A (Transfer data to register L2 from Accumulator)


TL3A (Transfer data to register L3 from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## TLCA (Transfer data to register LC from Accumulator)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  | 2 | 0 |  |  |  |  |  |  |
| Operation: | $(\mathrm{LC}) \leftarrow(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Timer operation |  |  |  |
|  | $($ RLC $) \leftarrow(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |  |  |  | Description: Transfers the contents of register A to LC and reload register RLC. |  |  |  |

TMA j (Transfer data to Memory from Accumulator)


Operation: $\quad(M(D P)) \leftarrow(A)$
$(\mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j})$

Grouping: RAM to register transfer
Description: After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X .

TMRA (Transfer data to register MR from Accumulator)


TPAA (Transfer data to register PA from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TPSAB (Transfer data to Pre-Scaler from Accumulator and register B)


TPU0A (Transfer data to register PU0 from Accumulator)


TPU1A (Transfer data to register PU1 from Accumulator)


TR1AB (Transfer data to register R1 from Accumulator and register B)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TRGA (Transfer data to register RG from Accumulator)


TV1A (Transfer data to register V1 from Accumulator)


TV2A (Transfer data to register V2 from Accumulator)


TW1A (Transfer data to register W1 from Accumulator)


## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TW2A (Transfer data to register W2 from Accumulator)


TW3A (Transfer data to register W3 from Accumulator)


TW4A (Transfer data to register W4 from Accumulator)


TYA (Transfer data to register Y from Accumulator)

| Instruction code | D9 |  |  |  |  |  |  |  |  | Do |  |  |  | Number of words | Number of cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | C |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 1 | - | - |
| Operation: | $(\mathrm{Y}) \leftarrow(\mathrm{A})$ |  |  |  |  |  |  |  |  |  |  |  |  | Grouping: Description | Register to register transfer |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Transfers ter Y . | he conte | register A to |

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## WRST (Watchdog timer ReSeT)



XAM j (eXchange Accumulator and Memory data)


XAMD j (eXchange Accumulator and Memory data and Decrement register Y and skip)


XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)

| Instruction | D9 |  |  |  |  |  |  |  |  | Do |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| code | 1 | 0 | 1 | 1 | 1 | 0 | j | j | j | j | 2 | 2 | E | j | 16 |

Operation: $\quad(\mathrm{A}) \longleftrightarrow(\mathrm{M}(\mathrm{DP}))$
$(\mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j})$
$\mathrm{j}=0$ to 15
$(\mathrm{Y}) \leftarrow(\mathrm{Y})+1$

| Number of <br> words | Number of <br> cycles | Flag CY | Skip condition |
| :---: | :---: | :---: | :---: |
| 1 | 1 | - | $(\mathrm{Y})=0$ |

Grouping: RAM to register transfer
Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X .
Adds 1 to the contents of register $Y$. As a result of addition, when the contents of register $Y$ is 0 , the next instruction is skipped. when the contents of register Y is not 0 , the next instruction is executed.

MACHINE INSTRUCTIONS (INDEX BY TYPES)

| Paramete <br> Type of instructions | Mnemonic | Instruction code |  |  |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D8 | D7 | D6 | D5 |  | D3 | D2 | D1 | Do | Hexadecimal notation |  |  |  |
|  | TAB | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 01 E | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{B})$ |
|  | TBA | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 O E | 1 | 1 | $(\mathrm{B}) \leftarrow(\mathrm{A})$ |
|  | TAY | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 01 F | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Y})$ |
|  | TYA | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $0 \quad 0 \mathrm{C}$ | 1 | 1 | $(\mathrm{Y}) \leftarrow(\mathrm{A})$ |
|  | TEAB | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 01 A | 1 | 1 | $\begin{aligned} & \left(\mathrm{E}_{7}-\mathrm{E} 4\right) \leftarrow(\mathrm{B}) \\ & \left(\mathrm{E}_{3}-\mathrm{E} 0\right) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | TABE | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 02 A | 1 | 1 | $(B) \leftarrow(E 7-E 4)$ <br> $(\mathrm{A}) \leftarrow($ E3-E0 $)$ |
|  | TDA | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 029 | 1 | 1 | $(\mathrm{DR2}-\mathrm{DRo}) \leftarrow(\mathrm{A} 2-\mathrm{A} 0)$ |
|  | TAD | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $0 \quad 51$ | 1 | 1 | $\begin{aligned} & (\mathrm{A} 2-\mathrm{A} 0) \leftarrow(\mathrm{DR} 2-\mathrm{DR} 0) \\ & (\mathrm{A} 3) \leftarrow 0 \end{aligned}$ |
|  | TAZ | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 053 | 1 | 1 | $\begin{aligned} & \left(\mathrm{A}_{1}, \mathrm{~A}_{0}\right) \leftarrow\left(\mathrm{Z}_{1}, \mathrm{Z}_{0}\right) \\ & \left(\mathrm{A} 3, \mathrm{~A}_{2}\right) \leftarrow 0 \end{aligned}$ |
|  | TAX | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $0 \quad 52$ | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{X})$ |
|  | TASP | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 050 | 1 | 1 | $\begin{aligned} & (\mathrm{A} 2-\mathrm{A} 0) \leftarrow(\mathrm{SP} 2-\mathrm{SP} 0) \\ & (\mathrm{A} 3) \leftarrow 0 \end{aligned}$ |
|  | LXY x, y | 1 | 1 | x3 | x2 | x1 | x0 | y3 | y2 | y1 | yo | $3 \mathrm{x} y$ | 1 | 1 | $(X) \leftarrow x x=0$ to 15 <br> $(Y) \leftarrow y y=0$ to 15 |
|  | LZ z | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Z1 | zo | $\begin{array}{lll} 0 & 4 & 8 \\ & \\ +Z \end{array}$ | 1 | 1 | $(\mathrm{Z}) \leftarrow \mathrm{zz}=0$ to 3 |
|  | INY | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 1 13 | 1 | 1 | $(\mathrm{Y}) \leftarrow(\mathrm{Y})+1$ |
|  | DEY | 0 | 0 | 0 | 0 |  | 1 | 0 | 1 | 1 | 1 | $\begin{array}{lll}0 & 1 & 7\end{array}$ | 1 | 1 | $(\mathrm{Y}) \leftarrow(\mathrm{Y})-1$ |
|  | TAM j | 1 | 0 | 1 | 1 | 0 | 0 | j | j | j | j | $2 \mathrm{C} j$ | 1 | 1 | $\begin{aligned} & (A) \leftarrow(M(D P)) \\ & (X) \leftarrow(X) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \end{aligned}$ |
|  | XAM j | 1 | 0 | 1 | 1 | 0 | 1 | j | j |  | j | 2 D j | 1 | 1 | $\begin{aligned} & (A) \leftarrow \rightarrow(\mathrm{M}(\mathrm{DP})) \\ & (\mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \end{aligned}$ |
|  | XAMD j | 1 | 0 | 1 | 1 | 1 | 1 | j | j | j | j | 2 F j | 1 | 1 | $\begin{aligned} & (\mathrm{A}) \leftarrow \rightarrow(\mathrm{M}(\mathrm{DP})) \\ & (\mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \\ & (\mathrm{Y}) \leftarrow(\mathrm{Y})-1 \end{aligned}$ |
|  | XAMI j | 1 | 0 | 1 | 1 | 1 | 0 | j | j | j | j | 2 E j | 1 | 1 | $\begin{aligned} & (A) \leftarrow \rightarrow(M(D P)) \\ & (X) \leftarrow(X) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \\ & (\mathrm{Y}) \leftarrow(\mathrm{Y})+1 \end{aligned}$ |
|  | TMA j | 1 | 0 | 1 | 0 | 1 | 1 | j | j | j | j | 2 B j | 1 | 1 | $\begin{aligned} & (M(D P)) \leftarrow(A) \\ & (X) \leftarrow(X) E X O R(j) \\ & j=0 \text { to } 15 \end{aligned}$ |


| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| - | - | Transfers the contents of register B to register A . |
| - | - | Transfers the contents of register A to register B . |
| - | - | Transfers the contents of register Y to register A . |
| - | - | Transfers the contents of register A to register Y. |
| - | - | Transfers the contents of register $B$ to the high-order 4 bits ( $E 7-E_{4}$ ) of register $E$, and the contents of register $A$ to the low-order 4 bits ( $\mathrm{E} 3-\mathrm{E} 0$ ) of register E . |
| - | - | Transfers the high-order 4 bits (E7-E4) of register E to register B, and low-order 4 bits (E3-E0) of register E to register A. |
| - | - | Transfers the contents of the low-order 3 bits ( $A_{2}-A_{0}$ ) of register $A$ to register $D$. |
| - | - | Transfers the contents of register $D$ to the low-order 3 bits ( $A 2-A 0$ ) of register $A$. |
| - | - | Transfers the contents of register $Z$ to the low-order 2 bits ( $\mathrm{A} 1, ~_{\text {a }}$ ) of register A . |
| - | - | Transfers the contents of register X to register A . |
| - | - | Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2-A0) of register $A$. |
| Continuous description | - | Loads the value x in the immediate field to register X , and the value y in the immediate field to register Y . When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped. |
| - | - | Loads the value $z$ in the immediate field to register Z . |
| $(\mathrm{Y})=0$ | - | Adds 1 to the contents of register $Y$. As a result of addition, when the contents of register $Y$ is 0 , the next instruction is skipped. When the contents of register Y is not 0 , the next instruction is executed. |
| $(Y)=15$ | - | Subtracts 1 from the contents of register Y . As a result of subtraction, when the contents of register Y is 15 , the next instruction is skipped. When the contents of register $Y$ is not 15 , the next instruction is executed. |
| - | - | After transferring the contents of $M(D P)$ to register $A$, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X . |
| - | - | After exchanging the contents of $M(D P)$ with the contents of register $A$, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X . |
| $(Y)=15$ | - | After exchanging the contents of $M(D P)$ with the contents of register $A$, an exclusive OR operation is performed between register $X$ and the value $j$ in the immediate field, and stores the result in register $X$. <br> Subtracts 1 from the contents of register Y . As a result of subtraction, when the contents of register Y is 15 , the next instruction is skipped. When the contents of register $Y$ is not 15 , the next instruction is executed. |
| $(\mathrm{Y})=0$ | - | After exchanging the contents of $M(D P)$ with the contents of register $A$, an exclusive OR operation is performed between register $X$ and the value $j$ in the immediate field, and stores the result in register $X$. Adds 1 to the contents of register Y . As a result of addition, when the contents of register Y is 0 , the next instruction is skipped. When the contents of register Y is not 0 , the next instruction is executed. |
| - | - | After transferring the contents of register $A$ to $M(D P)$, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X . |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

| Parameter $\qquad$ <br> Type of instructions | Mnemonic | Instruction code |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | Hexadecimal notation | $\frac{0}{E} \frac{0}{3}$ | $\frac{\stackrel{0}{E}}{\substack{0 \\ Z}}$ |  |
|  | LA n TABP p |  | $0$ <br> 0 | 0 <br> 1 | 1 <br> 0 | 1 <br> p5 | 1 <br> p4 | p3 | n <br> p2 | n <br> p1 | n po | $\begin{aligned} & 07 \mathrm{n} \\ & 0 \quad 8 \mathrm{p} \\ & +\mathrm{p} \end{aligned}$ | 1 1 | 1 3 | $\begin{aligned} & (\mathrm{A}) \leftarrow \mathrm{n} \\ & \mathrm{n}=0 \text { to } 15 \\ & \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & (\mathrm{SK}(\mathrm{SP})) \leftarrow(\mathrm{PC}) \\ & (\mathrm{PCH}) \leftarrow \mathrm{p}(\mathrm{Note}) \\ & (\mathrm{PCL}) \leftarrow(\mathrm{DR} 2-\mathrm{DR} 0, \mathrm{~A} 3-\mathrm{A} 0) \\ & \text { at }(\mathrm{UPTF})=0 \\ & (\mathrm{~B}) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 7-4 \\ & (\mathrm{~A}) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 3-0 \\ & \text { at }(\mathrm{UPTF})=1 \\ & (\mathrm{DR} 2) \leftarrow(0) \\ & (\mathrm{DR} 1, \mathrm{DR}) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 9,8 \\ & (\mathrm{~B}) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 7-4 \\ & (\mathrm{~A}) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 3-0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{SK}(\mathrm{SP})) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \end{aligned}$ |
|  | AM | 0 | 0 | 0 | 0 |  | 0 | 1 |  | 1 | 0 | 0 0 A | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{M}(\mathrm{DP}))$ |
|  | AMC | 0 | 0 | 0 | 0 |  | 0 | 1 | 0 | 1 | 1 | 0 O B | 1 | 1 | $\begin{aligned} & (A) \leftarrow(A)+(M(D P))+(C Y) \\ & (C Y) \leftarrow \text { Carry } \end{aligned}$ |
|  | A n | 0 | 0 | 0 | 1 | 1 | 0 | n | n |  | n | 06 n | 1 | 1 | $\begin{aligned} & (A) \leftarrow(A)+n \\ & n=0 \text { to } 15 \end{aligned}$ |
|  | AND | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $0 \quad 18$ | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})$ AND $(\mathrm{M}(\mathrm{DP}))$ |
|  | OR | 0 | 0 | 0 | 0 | 0 |  | 1 | 0 | 0 | 1 | $0 \quad 19$ | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{OR}(\mathrm{M}(\mathrm{DP}))$ |
|  | SC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $0 \quad 07$ | 1 | 1 | $(C Y) \leftarrow 1$ |
|  | RC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $0 \quad 06$ | 1 | 1 | $(C Y) \leftarrow 0$ |
|  | SZC | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 02 F | 1 | 1 | $(C Y)=0 ?$ |
|  | CMA | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 016 | 1 | 1 | $(\mathrm{A}) \leftarrow(\overline{\mathrm{A}})$ |
|  | RAR | 0 | 0 | 0 | 0 |  | 1 |  |  |  | 1 | 018 | 1 |  | $\rightarrow \mathrm{CY} \rightarrow \mathrm{~A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ |
|  | SB j |  |  |  |  |  |  |  |  |  |  | $\begin{array}{lll} 0 & 5 & C \\ & +j \end{array}$ | 1 | 1 | $\begin{aligned} & (\mathrm{Mj}(\mathrm{DP})) \leftarrow 1 \\ & \mathrm{j}=0 \text { to } 3 \end{aligned}$ |
|  | RB j | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | j | j | $\begin{array}{lll} 0 & 4 & C \\ +j \end{array}$ | 1 | 1 | $\begin{aligned} & (\mathrm{Mj}(\mathrm{DP})) \leftarrow 0 \\ & \mathrm{j}=0 \text { to } 3 \end{aligned}$ |
|  | SZB j | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | j |  | 02 j | 1 | 1 | $\begin{aligned} & (\mathrm{Mj}(\mathrm{DP}))=0 ? \\ & \mathrm{j}=0 \text { to } 3 \end{aligned}$ |
|  | SEAM | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 026 | 1 | 1 | $(\mathrm{A})=(\mathrm{M}(\mathrm{DP})) ?$ |
|  | SEA $n$ | 0 <br> 0 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 <br> 1 | 1 <br> 1 | $0$ $1$ | 0 <br> n | $1$ <br> n | 0 <br> n | $1$ <br> n |  | 2 | 2 | $\begin{aligned} & (\mathrm{A})=\mathrm{n} ? \\ & \mathrm{n}=0 \text { to } 15 \end{aligned}$ |

Note: p is 0 to 31 for M34552M4/M4H. p is 0 to 63 for M34552M8/M8H/G8/G8H.

| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| Continuous description | - | Loads the value n in the immediate field to register A . <br> When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped. <br> UPTF $=0$ : <br> Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 9 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers $A$ and $D$ in page $p$. <br> When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. <br> UPTF $=1$ : <br> Transfers bits 9,8 to register D, bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 $\left.A_{3} A_{2} A_{1} A 0\right) 2$ specified by registers $A$ and $D$ in page $p$. <br> When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. |
| - | - | Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged. |
| - | 0/1 | Adds the contents of $\mathrm{M}(\mathrm{DP})$ and carry flag CY to register A . Stores the result in register A and carry flag CY . |
| Overflow $=0$ | - | Adds the value n in the immediate field to register A , and stores a result in register A . The contents of carry flag CY remains unchanged. <br> Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation. |
| - | - | Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A. |
| - | - | Takes the OR operation between the contents of register $A$ and the contents of $M(D P)$, and stores the result in register A. |
| - | 1 | Sets (1) to carry flag CY. |
| - | 0 | Clears (0) to carry flag CY. |
| $(C Y)=0$ | - | Skips the next instruction when the contents of carry flag CY is "0." |
| - | - | Stores the one's complement for register A's contents in register A. |
| - | 0/1 | Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right. |
| - | - | Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M (DP). |
| - | - | Clears (0) the contents of bit $j$ (bit specified by the value $j$ in the immediate field) of M(DP). |
| $\begin{gathered} (M j(D P))=0 \\ j=0 \text { to } 3 \end{gathered}$ | - | Skips the next instruction when the contents of bit $j$ (bit specified by the value $j$ in the immediate field) of M(DP) is " 0 ." <br> Executes the next instruction when the contents of bit $j$ of M(DP) is "1." |
| $(\mathrm{A})=(\mathrm{M}(\mathrm{DP}))$ | - | Skips the next instruction when the contents of register $A$ is equal to the contents of $M(D P)$. Executes the next instruction when the contents of register $A$ is not equal to the contents of $M(D P)$. |
| $(\mathrm{A})=\mathrm{n}$ | - | Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field. |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)


Note: p is 0 to 31 for M34552M4/M4H. $p$ is 0 to 63 for $\mathrm{M} 34552 \mathrm{M} 8 / \mathrm{M} 8 \mathrm{H} / \mathrm{G8} / \mathrm{G} 8 \mathrm{H}$.

| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| - | - <br> - <br> - | Branch within a page : Branches to address a in the identical page. <br> Branch out of a page: Branches to address a in page p . <br> Branch out of a page : Branches to address (DR2 DR1 DRo A3 A2 A1 A0) 2 specified by registers D and A in page p . |
| - <br> - |  | Call the subroutine in page 2 : Calls the subroutine at address a in page 2. <br> Call the subroutine : Calls the subroutine at address a in page p . <br> Call the subroutine : Calls the subroutine at address (DR2 DR1 DRo A3 A2 A1 A0) 2 specified by registers $D$ and $A$ in page $p$. |
| Skip at uncondition | - | Returns from interrupt service routine to main routine. <br> Returns each value of data pointer ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ ), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt. <br> Returns from subroutine to the routine called the subroutine. <br> Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition. |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

| Parameter <br> Type of instructions | Mnemonic | Instruction code |  |  |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | Hexadecimal notation |  |  |  |
|  | DI | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $0 \quad 0 \quad 4$ | 1 | 1 | $(\mathrm{INTE}) \leftarrow 0$ |
|  | El | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 1 | $0 \quad 05$ | 1 | 1 | $($ INTE) $\leftarrow 1$ |
|  | SNZO | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 038 | 1 | 1 | $\begin{aligned} & \mathrm{V} 10=0:(E X F 0)=1 ? \\ & (E X F 0) \leftarrow 0 \\ & \mathrm{~V} 10=1: \text { SNZ0 = NOP } \end{aligned}$ |
|  | SNZIO | 0 | 0 | 0 | 0 |  | 1 | 1 | 0 | 1 | 0 | 03 A | 1 | 1 | $112=1:($ INT $)=$ "H" ? |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | I12 = $0:($ INT $)=$ "L" ? |
|  | TAV1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $0 \quad 54$ | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{V} 1)$ |
|  | TV1A | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 03 F | 1 | 1 | $(\mathrm{V} 1) \leftarrow(\mathrm{A})$ |
|  | TAV2 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 055 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{V} 2)$ |
|  | TV2A | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 03 E | 1 | 1 | $(\mathrm{V} 2) \leftarrow(\mathrm{A})$ |
|  | TAI1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 253 | 1 | 1 | $(\mathrm{A}) \leftarrow(11)$ |
|  | TI1A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 217 | 1 | 1 | $(11) \leftarrow(A)$ |

Note: p is 0 to 31 for M34552M4/M4H.
p is 0 to 63 for $\mathrm{M} 34552 \mathrm{M} 8 / \mathrm{M} 8 \mathrm{H} / \mathrm{G} 8 / \mathrm{G} 8 \mathrm{H}$.

| Skip condition | $\begin{aligned} & \grave{\vdots} \\ & \text { O } \\ & \frac{\pi}{4} \\ & \frac{1}{2} \\ & 0 \\ & 0 \end{aligned}$ | Datailed description |
| :---: | :---: | :---: |
| - | - | Clears (0) to interrupt enable flag INTE, and disables the interrupt. |
| - | - | Sets (1) to interrupt enable flag INTE, and enables the interrupt. |
| $\mathrm{V} 10=0:(E X F O)=1$ | - | When V10 $=0$ : Clears ( 0 ) to the EXF0 flag and skips the next instruction when external 0 interrupt request flag EXF0 is " 1 ." When the EXFO flag is " 0 ," executes the next instruction. <br> When $\mathrm{V} 10=1$ : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1) |
| $\begin{gathered} (\text { INT })=\text { "H" } \\ \text { However, I12 = } 1 \end{gathered}$ | - | When I12 = 1 : Skips the next instruction when the level of INT pin is "H." (I12: bit 2 of interrupt control register I1) |
| $\begin{gathered} (\text { INT })=" L " \\ \text { However, } I 12=0 \end{gathered}$ | - | When $112=0$ : Skips the next instruction when the level of INT pin is "L." |
| - | - | Transfers the contents of interrupt control register V1 to register A . |
| - | - | Transfers the contents of register A to interrupt control register V1. |
| - | - | Transfers the contents of interrupt control register V2 to register A . |
| - | - | Transfers the contents of register A to interrupt control register V2. |
| - | - | Transfers the contents of interrupt control register 11 to register A . |
| - | - | Transfers the contents of register A to interrupt control register 11. |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

| Paramete <br> Type of instructions | Mnemonic | Instruction code |  |  |  |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 9 D | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | Hexadecimal notation |  |  |  |
|  | TPAA | 1 |  | 0 | 1 | 0 |  | 0 | 1 | 0 | 1 | 0 | 2 A A | 1 | 1 | $(\mathrm{PA}) \leftarrow(\mathrm{A})$ |
|  | TAW1 | 1 |  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 24 B | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{W} 1)$ |
|  | TW1A | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 20 E | 1 | 1 | $(\mathrm{W} 1) \leftarrow(\mathrm{A})$ |
|  | TAW2 | 1 |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 24 C | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{W} 2)$ |
|  | TW2A | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 20 F | 1 | 1 | $(\mathrm{W} 2) \leftarrow(\mathrm{A})$ |
|  | TAW3 | 1 |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 24 D | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{W} 3)$ |
|  | TW3A | 1 |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 210 | 1 | 1 | $(\mathrm{W} 3) \leftarrow(\mathrm{A})$ |
|  | TAW4 | 1 |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 24 E | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{W} 4)$ |
|  | TW4A | 1 |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 211 | 1 | 1 | $(\mathrm{W} 4) \leftarrow(\mathrm{A})$ |
|  | TABPS | 1 |  | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 275 | 1 | 1 | (B) $\leftarrow($ TPS7-TPS4) <br> $(\mathrm{A}) \leftarrow($ TPS3-TPSo $)$ |
|  | TPSAB | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 235 | 1 | 1 | $\begin{aligned} & (\text { RPS7-RPS4 }) \leftarrow(\mathrm{B}) \\ & (\text { TPS7-TPS4 }) \leftarrow(\mathrm{B}) \\ & (\text { RPS3-RPS0 }) \leftarrow(\mathrm{A}) \\ & (\mathrm{TPS} 3-\mathrm{TPS} 0) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | TAB1 | 1 |  | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 270 | 1 | 1 | $(\mathrm{B}) \leftarrow(\mathrm{T} 17-\mathrm{T} 14)$ <br> $(\mathrm{A}) \leftarrow(\mathrm{T} 13-\mathrm{T} 10)$ |
|  | T1AB | 1 |  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 230 | 1 | 1 | $\begin{aligned} & (\text { R17-R14 }) \leftarrow(\mathrm{B}) \\ & (\mathrm{T} 17-\mathrm{T} 14) \leftarrow(\mathrm{B}) \\ & (\mathrm{R} 13-\mathrm{R} 10) \leftarrow(\mathrm{A}) \\ & (\mathrm{T} 13-\mathrm{T} 10) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | TAB2 | 1 |  | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 271 | 1 | 1 | $\begin{aligned} & (\mathrm{B}) \leftarrow(\mathrm{T} 27-\mathrm{T} 24) \\ & (\mathrm{A}) \leftarrow(\mathrm{T} 23-\mathrm{T} 20) \end{aligned}$ |
|  | T2AB | 1 |  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 231 | 1 | 1 | $\begin{aligned} & (\text { R2L7-R2L4 }) \leftarrow(\mathrm{B}) \\ & (\mathrm{T} 27-\mathrm{T} 24) \leftarrow(\mathrm{B}) \\ & (\mathrm{R} 2 \mathrm{~L} 3-\mathrm{R} 2 L 0) \leftarrow(\mathrm{A}) \\ & (\mathrm{T} 23-\mathrm{T} 20) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | T2HAB | 1 |  | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 294 | 1 | 1 | $\begin{aligned} & \left(\mathrm{R}_{2} \mathrm{H}_{7}-\mathrm{R}_{2} \mathrm{H}_{4}\right) \leftarrow(\mathrm{B}) \\ & \left(\mathrm{R}_{3} \mathrm{H}_{3}-\mathrm{R} 2 \mathrm{H} 0\right) \end{aligned}$ |
|  | TR1AB | 1 |  | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 23 F | 1 | 1 | $\begin{aligned} & (\mathrm{R} 17-\mathrm{R} 14) \leftarrow(\mathrm{B}) \\ & (\mathrm{R} 13-\mathrm{R} 10) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | T2R2L | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 295 | 1 | 1 | $(\mathrm{T} 27-\mathrm{T} 20) \leftarrow($ R2L7 $-\mathrm{R} 2 \mathrm{~L} 0)$ |
|  | TLCA | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 20 D | 1 | 1 | $\begin{aligned} & (\mathrm{LC}) \leftarrow(\mathrm{A}) \\ & (\mathrm{RLC}) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | SNZT1 | 1 | 0 | 0 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 280 | 1 | 1 | $\begin{aligned} & \mathrm{V} 12=0:(\mathrm{T} 1 \mathrm{~F})=1 ? \\ & (\mathrm{~T} 1 \mathrm{~F}) \leftarrow 0 \\ & \mathrm{~V} 12=1: \mathrm{SNZT}=\mathrm{NOP} \end{aligned}$ |
|  | SNZT2 | 1 | 0 | 0 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 281 | 1 | 1 | $\begin{aligned} & \mathrm{V} 13=0:(\mathrm{T} 2 \mathrm{~F})=1 ? \\ & (\mathrm{~T} 2 \mathrm{~F}) \leftarrow 0 \\ & \mathrm{~V} 13=1: \mathrm{SNZT2}=\mathrm{NOP} \end{aligned}$ |
|  | SNZT3 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 282 | 1 | 1 | $\begin{aligned} & \mathrm{V} 20=0:(\mathrm{T} 3 \mathrm{~F})=1 ? \\ & (\mathrm{~T} 3 \mathrm{~F}) \leftarrow 0 \\ & \mathrm{~V} 20=1: S N Z T 3=\mathrm{NOP} \end{aligned}$ |


| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| - | - | Transfers the contents of register A to timer control register PA. |
| - | - | Transfers the contents of timer control register W1 to register A. |
| - | - | Transfers the contents of register A to timer control register W1. |
| - | - | Transfers the contents of timer control register W2 to register A . |
| - | - | Transfers the contents of register A to timer control register W2. |
| - | - | Transfers the contents of timer control register W3 to register A. |
| - | - | Transfers the contents of register A to timer control register W3. |
| - | - | Transfers the contents of timer control register W4 to register A. |
| - | - | Transfers the contents of register A to timer control register W4. |
| - | - | Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A. |
| - | - | Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS. |
| - | - | Transfers the high-order 4 bits of timer 1 to register $B$, and transfers the low-order 4 bits of timer 1 to register A. |
| - | - | Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1. |
| - | - | Transfers the high-order 4 bits of timer 2 to register B , and transfers the low-order 4 bits of timer 2 to register A. |
| - | - | Transfers the contents of register $B$ to the high-order 4 bits of timer 2 and timer 2 reload register R2L, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2L. |
| - | - | Transfers the contents of register B to the high-order 4 bits of timer 2 reload register R 2 H , and transfers the contents of register A to the low-order 4 bits of timer 2 reload register R2H. |
| - | - | Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1. |
| - | - | Transfers the contents of timer 2 reload register R2L to timer 2. |
| - | - | Transfers the contents of register A to timer LC and timer LC reload register RLC. |
| $\mathrm{V} 12=0:(\mathrm{T} 1 \mathrm{~F})=1$ | - | When $\mathrm{V} 12=0$ : Clears (0) to the T1F flag and skips the next instruction when timer 1 interrupt request flag T1F is " 1 ". When the T1F flag is " 0 ", executes the next instruction. <br> When $\mathrm{V} 12=1$ : This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V 1 ) |
| $\mathrm{V} 13=0:(\mathrm{T} 2 \mathrm{~F})=1$ | - | When $\mathrm{V} 13=0$ : Clears ( 0 ) to the T2F flag and skips the next instruction when timer 2 interrupt request flag T2F is " 1 ". When the T2F flag is " 0 ", executes the next instruction. <br> When $\mathrm{V} 13=1$ : This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1) |
| $\mathrm{V} 20=0:(\mathrm{T} 3 \mathrm{~F})=1$ | - | When $\mathrm{V} 20=0$ : Clears $(0)$ to the T3F flag and skips the next instruction when timer 3 interrupt request flag T3F is " 1 ". When the T3F flag is " 0 ", executes the next instruction. <br> When $\mathrm{V} 20=1$ : This instruction is equivalent to the NOP instruction. (V20: bit 0 of interrupt control register V2) |


| Parameter $\qquad$ <br> Type of instructions | Mnemonic | Instruction code |  |  |  |  |  |  |  |  |  |  |  |  | Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D8 | D7 | D6 | D5 | D4 | D3 | D2 |  | Do | Hexadecimal notation |  |  |  |  |
|  | IAPO | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 260 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 0)$ |  |
|  | OPOA | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 220 | 1 | 1 | $(\mathrm{P} 0) \leftarrow(\mathrm{A})$ |  |
|  | IAP1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 261 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 1)$ |  |
|  | OP1A | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 221 | 1 | 1 | $(\mathrm{P} 1) \leftarrow(\mathrm{A})$ |  |
|  | IAP2 | 1 | 0 | 0 | 1 |  | 0 | 0 | 0 | 1 | 0 | 262 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 2)$ |  |
|  | OP2A | 1 | 0 | 0 | 0 |  | 0 | 0 | 0 | 1 | 0 | 222 | 1 | 1 | $(\mathrm{P} 2) \leftarrow(\mathrm{A})$ |  |
|  | CLD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 011 | 1 | 1 | (D) $\leftarrow 1$ |  |
|  | RD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 014 | 1 | 1 | $\begin{aligned} & (\mathrm{D}(\mathrm{Y})) \leftarrow 0 \\ & (\mathrm{Y})=0 \text { to } 7 \end{aligned}$ |  |
|  | SD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 015 | 1 | 1 | $\begin{aligned} & (\mathrm{D}(\mathrm{Y})) \leftarrow 1 \\ & (\mathrm{Y})=0 \text { to } 7 \end{aligned}$ |  |
|  | SZD | 0 | 0 | 0 | 0 |  | 0 | 0 |  | 0 | 0 | 024 | 1 | 1 | $\begin{aligned} & (\mathrm{D}(\mathrm{Y}))=0 ? \\ & (\mathrm{Y})=0 \text { to } 5 \end{aligned}$ |  |
|  |  | 0 | 0 | 0 | 0 |  | 0 | 1 | 0 | 1 | 1 | 02 B | 1 | 1 |  |  |
|  | RCP | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 28 C | 1 | 1 | (C) $\leftarrow 0$ |  |
|  | SCP | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 28 D | 1 | 1 | (C) $\leftarrow 1$ |  |
|  | TAPU0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 257 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PU} 0)$ |  |
|  | TPU0A | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 22 D | 1 | 1 | $(\mathrm{PU} 0) \leftarrow(\mathrm{A})$ |  |
|  | TAPU1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 25 E | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PU} 1)$ |  |
|  | TPU1A | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 22 E | 1 | 1 | $(\mathrm{PU1}) \leftarrow(\mathrm{A})$ |  |
|  | TAK0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  | 1 | 0 | 256 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{KO})$ |  |
|  | TK0A | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 21 B | 1 | 1 | $(\mathrm{KO}) \leftarrow(\mathrm{A})$ |  |
|  | TAK1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 259 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{K} 1)$ |  |
|  | TK1A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 214 | 1 | 1 | $(\mathrm{K} 1) \leftarrow(\mathrm{A})$ |  |
|  | TAK2 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 25 A | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{K} 2)$ |  |
|  | TK2A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 215 | 1 | 1 | $(\mathrm{K} 2) \leftarrow(\mathrm{A})$ |  |
|  | TFROA | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 228 | 1 | 1 | $(\mathrm{FRO}) \leftarrow(\mathrm{A})$ |  |
|  | TFR1A | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 229 | 1 | 1 | $(\mathrm{FR} 1) \leftarrow(\mathrm{A})$ |  |
|  | TFR2A | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 22 A | 1 | 1 | $(\mathrm{FR} 2) \leftarrow(\mathrm{A})$ |  |


| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
| - | - | Transfers the input of port P0 to register A. |
| - | - | Outputs the contents of register A to port P0. |
| - | - | Transfers the input of port P1 to register A. |
| - | - | Outputs the contents of register A to port P1. |
| - | - | Transfers the input of port P2 to register A. |
| - | - | Outputs the contents of register A to port P2. |
| - | - | Sets (1) to all port D. |
| - | - | Clears (0) to a bit of port D specified by register Y . |
| - | - | Sets (1) to a bit of port D specified by register Y . |
| $\begin{gathered} (D(Y))=0 \\ \text { However, }(Y)=0 \text { to } 5 \end{gathered}$ | - | Skips the next instruction when a bit of port $D$ specified by register $Y$ is " 0 ." Executes the next instruction when a bit of port D specified by register Y is " 1 ." |
| - | - | Clears (0) to port C. |
| - | - | Sets (1) to port C. |
| - | - | Transfers the contents of pull-up control register PU0 to register A. |
| - |  | Transfers the contents of register A to pull-up control register PU0. |
| - |  | Transfers the contents of pull-up control register PU1 to register A. |
| - | - | Transfers the contents of register A to pull-up control register PU1. |
| - |  | Transfers the contents of key-on wakeup control register K0 to register A. |
| - |  | Transfers the contents of register A to key-on wakeup control register K0. |
| - | - | Transfers the contents of key-on wakeup control register K1 to register A. |
| - |  | Transfers the contents of register A to key-on wakeup control register K1. |
| - |  | Transfers the contents of key-on wakeup control register K2 to register A. |
| - | - | Transfers the contents of register A to key-on wakeup control register K2. |
| - |  | Transferts the contents of register A to port output structure control register FRO. |
| - | - | Transferts the contents of register A to port output structure control register FR1. |
| - | - | Transferts the contents of register A to port output structure control register FR2. |

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

| Paramete <br> Type of instructions | Mnemonic |  |  |  |  |  | stru | ction | cod |  |  |  | $\stackrel{\square}{\circ}$ | $\stackrel{\square}{\circ}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | Hexadecimal notation | ${\underset{5}{z}}_{\substack{z}}^{3}$ | $\frac{E_{5}^{\prime}}{\Sigma}$ |  |
| 응응응00 | TAL1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 24 A | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{L} 1)$ |
|  | TL1A | 1 | 0 | 0 | 0 |  | 0 | 1 | 0 | 1 | 0 | 20 A | 1 | 1 | $(\mathrm{L} 1) \leftarrow(\mathrm{A})$ |
|  | TL2A | 1 | 0 | 0 | 0 |  | 0 | 1 | 0 | 1 | 1 | 20 B | 1 | 1 | $($ L2 $) \leftarrow(\mathrm{A})$ |
|  | TL3A | 1 | 0 | 0 | 0 |  | 0 | 1 | 1 | 0 | 0 | 20 C | 1 | 1 | $(\mathrm{L} 3) \leftarrow(\mathrm{A})$ |
|  | TC1A | 1 | 0 | 1 | 0 |  | 0 | 1 | 0 | 0 | 0 | 2 A 8 | 1 | 1 | $(\mathrm{C} 1) \leftarrow(\mathrm{A})$ |
|  | TC2A | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 2 A 9 | 1 | 1 | $(\mathrm{C} 2) \leftarrow(\mathrm{A})$ |
|  | CRCK | 1 | 0 | 1 | 0 |  |  |  |  |  | 1 | 29 B | 1 | 1 | RC oscillator selected |
|  | TAMR | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 252 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{MR})$ |
|  | TMRA | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 216 | 1 | 1 | $(\mathrm{MR}) \leftarrow(\mathrm{A})$ |
|  | TRGA | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 209 | 1 | 1 | $(\mathrm{RG}) \leftarrow(\mathrm{A})$ |
|  | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 000 | 1 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$ |
|  | POF | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 002 | 1 | 1 | Transition to clock operating mode |
|  | POF2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 0 0 | 1 | 1 | Transition to RAM back-up mode |
|  | EPOF | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 05 B | 1 | 1 | POF, POF2 instructions valid |
|  | SNZP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 003 | 1 | 1 | $(P)=1 ?$ |
|  | WRST | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 2 A 0 | 1 | 1 | $\begin{aligned} & (W D F 1)=1 ? \\ & (W D F 1) \leftarrow 0 \end{aligned}$ |
|  | DWDT | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 29 C | 1 | 1 | Stop of watchdog timer function enabled |
|  | SRST | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | System reset |
|  | RUPT | 0 | 0 | 0 | 1 |  | 1 | 1 | 0 | 0 | 0 | 058 | 1 | 1 | $($ UPTF) $\leftarrow 0$ |
|  | SUPT | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 059 | 1 | 1 | $($ UPTF) $\leftarrow 1$ |
|  | SVDE | 1 | 0 | 1 | 0 |  | 1 |  |  |  |  | 293 | 1 | 1 | At power down mode, voltage drop detection circuit valid |

Note: SVDE instruction can be used only in H version.

| Skip condition |  | Datailed description |
| :---: | :---: | :---: |
|  | - - - - - - | Transfers the contents of LCD control register L1 to register A. <br> Transfers the contents of register A to LCD control register L1. <br> Transfers the contents of register A to LCD control register L2. <br> Transfers the contents of register A to LCD control register L3. <br> Transfers the contents of register A to LCD control register C1. <br> Transfers the contents of register A to LCD control register C2. |
| - - - | - | Selects the RC oscillation circuit for main clock, stops the on-chip oscillator (internal oscillator). <br> Transfers the contents of clock control regiser MR to register A. <br> Transfers the contents of register A to clock control register MR. <br> Transfers the contents of register A to clock control register RG. |
| $(P)=1$ $(W D F 1)=1$ | - - - - - - - - - | No operation; Adds 1 to program counter value, and others remain unchanged. <br> Puts the system in clock operating mode by executing the POF instruction after executing the EPOF instruction. <br> Puts the system in RAM back-up mode by executing the POF2 instruction after executing the EPOF instruction. <br> Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction. <br> Skips the next instruction when the P flag is " 1 ". <br> After skipping, the $P$ flag remains unchanged. <br> Clears (0) to the WDF1 flag and skips the next instruction when watchdog timer flag WDF1 is " 1. " When the WDF1 flag is " 0 ", executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction. <br> Stops the watchdog timer function by the WRST instruction. <br> System reset occurs. <br> Clears (0) to the high-order bit reference enable flag UPTF. <br> Sets (1) to the high-order bit reference enable flag UPTF. <br> Validates the voltage drop detection circuit at power down (clock operating mode and RAM back-up mode). |

INSTRUCTION CODE TABLE

|  | D9-D4 | 000000 | 000001 | 000010 | 000011 | 000100 | 000101 | 000110 | 000111 | 001000 | 001001 | 001010 | 001011 | 001100 | 001101 | 001110 | 001111 | $\left\lvert\, \begin{aligned} & 010000 \\ & 010111\end{aligned}\right.$ | 011000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D3-D0 | Hex. notation | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | 0B | OC | 0D | 0E | 0F | 10-17 | 18-1F |
| 0000 | 0 | NOP | BLA | SZB | BMLA | - | TASP | $\begin{gathered} \mathrm{A} \\ 0 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 0 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 0 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 16 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 32^{*} \end{array}$ | $\begin{gathered} \text { TABP } \\ 48^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0001 | 1 | SRST | CLD | $\begin{gathered} \text { SZB } \\ 1 \end{gathered}$ | - | - | TAD | $\begin{gathered} \mathrm{A} \\ 1 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 1 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 1 \end{gathered}$ | $\begin{gathered} \hline \text { TABP } \\ 17 \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{TABP} \\ 33^{*} \end{array}$ | $\begin{gathered} \text { TABP } \\ 49^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0010 | 2 | POF | - | $\begin{gathered} \text { SZB } \\ 2 \end{gathered}$ | - | - | TAX | $\begin{aligned} & \text { A } \\ & 2 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 2 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 2 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 18 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 34^{\star} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 50^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0011 | 3 | SNZP | INY | $\begin{gathered} \text { SZB } \\ 3 \end{gathered}$ | - | - | TAZ | $\begin{gathered} \mathrm{A} \\ 3 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 3 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 3 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 19 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 35^{*} \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 51^{*} \end{aligned}$ | BML | BML | BL | BL | BM | B |
| 0100 | 4 | DI | RD | SZD | - | RT | TAV1 | $\begin{aligned} & \text { A } \\ & 4 \end{aligned}$ | $\begin{gathered} \mathrm{LA} \\ 4 \end{gathered}$ | $\begin{gathered} \hline \text { TABP } \\ 4 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 20 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 36^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 52^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0101 | 5 | El | SD | SEAn | - | RTS | TAV2 | $\begin{aligned} & \mathrm{A} \\ & 5 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 5 \end{gathered}$ | $\begin{gathered} \hline \text { TABP } \\ 5 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 21 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 37^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 53^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0110 | 6 | RC | - | SEAM | - | RTI | - | $\begin{gathered} A \\ 6 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 6 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 6 \end{gathered}$ | $\begin{array}{\|c} \hline \text { TABP } \\ 22 \end{array}$ | $\begin{gathered} \mathrm{TABP} \\ 38^{\star} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 54^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0111 | 7 | SC | DEY | - | - | - | - | A 7 | $\begin{gathered} \text { LA } \\ 7 \end{gathered}$ | $\begin{gathered} \hline \text { TABP } \\ 7 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 23 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 39^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 55^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1000 | 8 | POF2 | AND | - | SNZO | $\begin{gathered} \mathrm{LZ} \\ 0 \end{gathered}$ | RUPT | $\begin{gathered} \mathrm{A} \\ 8 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 8 \end{gathered}$ | $\begin{gathered} \hline \text { TABP } \\ 8 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 24 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 40^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 56^{\star} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1001 | 9 | - | OR | TDA | - | LZ | SUPT | $\begin{aligned} & \mathrm{A} \\ & 9 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 9 \end{gathered}$ | $\begin{gathered} \hline \text { TABP } \\ 9 \end{gathered}$ | $\begin{gathered} \hline \text { TABP } \\ 25 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 41^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 57^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1010 | A | AM | TEAB | TABE | SNZIO | $\begin{gathered} \mathrm{LZ} \\ 2 \end{gathered}$ | - | $\begin{gathered} A \\ 10 \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 10 \end{aligned}$ | $\begin{gathered} \hline \text { TABP } \\ 10 \end{gathered}$ | $\begin{gathered} \hline \text { TABP } \\ 26 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 42^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 58^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1011 | B | AMC | - | - | - | $\begin{gathered} \mathrm{LZ} \\ 3 \end{gathered}$ | EPOF | A $11$ | $\begin{gathered} \text { LA } \\ 11 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 11 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 27 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 43^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 59^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1100 | C | TYA | CMA | - | - | $\begin{gathered} \text { RB } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \text { SB } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \text { A } \\ 12 \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 12 \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 12 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 28 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 44^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 60^{*} \\ \hline \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1101 | D | - | RAR | - | - | $\begin{gathered} \mathrm{RB} \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{SB} \\ 1 \end{gathered}$ | $\begin{gathered} \text { A } \\ 13 \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 13 \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 13 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 29 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 45^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 61^{*} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1110 | E | TBA | TAB | - | TV2A | $\begin{gathered} \text { RB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { A } \\ 14 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 14 \end{gathered}$ | $\begin{gathered} \hline \text { TABP } \\ 14 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 30 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 46^{*} \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 62^{*} \end{aligned}$ | BML | BML | BL | BL | BM | B |
| 1111 | F | - | TAY | SZC | TV1A | $\begin{gathered} \mathrm{RB} \\ 3 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 3 \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ 15 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 15 \end{gathered}$ | $\begin{gathered} \hline \text { TABP } \\ 15 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 31 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 47^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 63^{\star} \end{gathered}$ | BML | BML | BL | BL | BM | B |

The above table shows the relationship between machine language codes and machine language instructions. D3-Do show the low-order 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

|  | The second word |  |  |
| :--- | :--- | :--- | :--- |
| BL | $1 p$ | e caaa | aaaa |
| BML | $1 p$ | paaa | aaaa |
| BLA | $1 p$ | $p p 00$ | $p p p p$ |
| BMLA | $1 p$ | $p p 00$ | $p p p p$ |
| SEA | 00 | 0111 | nnnn |
| SZD | 00 | 0010 | 1011 |

INSTRUCTION CODE TABLE (continued)


The above table shows the relationship between machine language codes and machine language instructions. D3-Do show the loworder 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

|  | The second word |  |  |
| :--- | :---: | :---: | :---: |
| BL | $1 p$ | paaa | aaaa |
| BML | $1 p$ | paaa | aaaa |
| BLA | $1 p$ | pp00 | pppp |
| BMLA | $1 p$ | $p p 00$ | pppp |
| SEA | 00 | 0111 | nnnn |
| SZD | 00 | 0010 | 1011 |

- ** can be used only in the M3455xM4H/M8H/G8H.


## ELECTRICAL CHARACTERISTICS

## (1) Mask ROM version

## ABSOLUTE MAXIMUM RATINGS (Mask ROM version)

| Symbol | Parameter | Conditions | Ratings | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VdD | Supply voltage |  | -0.3 to 6.5 | V |
| VI | Input voltage P0, P1, P2, D0-D5, RESET, INT, XIN, XCIN |  | -0.3 to VDD+0.3 | V |
| VI | Input voltage CNTR |  | -0.3 to VDD+0.3 | V |
| Vo | Output voltage P0, P1, P2, D0-D7, RESET, CNTR | Output transistors in cut-off state | -0.3 to VDD+0.3 | V |
| Vo | Output voltage C, XouT, XCOUT |  | -0.3 to VDD+0.3 | V |
| Vo | Output voltage SEG0-SEG28, COM0-COM3 (Note) |  | -0.3 to VDD+0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating temperature range |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

Note: SEG13 pin is not equipped with the 4552 Group.

RECOMMENDED OPERATING CONDITIONS 1
(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V , unless otherwise noted)


Notes 1: At $1 / 2$ bias: VLC1 $=$ VLC2 $=(1 / 2) \cdot$ VLC3
At $1 / 3$ bias: VLC1 $=(1 / 3) \cdot$ VLC3, VLC2 $=(2 / 3) \cdot$ VLC 3
2: The average output current is the average value during 100 ms .

RECOMMENDED OPERATING CONDITIONS 2
(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=1.8$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| $f($ XIN $)$ | Oscillation frequency (with a ceramic resonator) | Through mode | VDD $=4$ to 5.5 V |  |  | 6 | MHz |
|  |  |  | $\mathrm{VDD}=2.7$ to 5.5 V |  |  | 4.4 |  |
|  |  |  | VDD $=2$ to 5.5 V |  |  | 2.2 |  |
|  |  |  | $\mathrm{VDD}=1.8$ to 5.5 V |  |  | 1.1 |  |
|  |  | Frequency/2 mode | $\mathrm{VDD}=2.7$ to 5.5 V |  |  | 6 |  |
|  |  |  | VDD $=2$ to 5.5 V |  |  | 4.4 |  |
|  |  |  | $\mathrm{VDD}=1.8$ to 5.5 V |  |  | 2.2 |  |
|  |  | Frequency/4 mode | $\mathrm{VDD}=2$ to 5.5 V |  |  | 6 |  |
|  |  |  | $\mathrm{VDD}=1.8$ to 5.5 V |  |  | 4.4 |  |
|  |  | Frequency/8 mode | $\mathrm{VDD}=1.8$ to 5.5 V |  |  | 6 |  |
| f (XIN) | Oscillation frequency (at RC oscillation) (Note) | $\mathrm{V} D \mathrm{D}=2.7$ to 5.5 V |  |  |  | 4.4 | MHz |
| $\mathrm{f}(\mathrm{XIN})$ | Oscillation frequency (with a ceramic oscillation selected, external clock input) | Through mode | $\mathrm{VDD}=4$ to 5.5 V |  |  | 4.8 | MHz |
|  |  |  | $\mathrm{VDD}=2.7$ to 5.5 V |  |  | 3.2 |  |
|  |  |  | $\mathrm{VDD}=2$ to 5.5 V |  |  | 1.6 |  |
|  |  |  | $\mathrm{VDD}=1.8$ to 5.5 V |  |  | 0.8 |  |
|  |  | Frequency/2 mode | $\mathrm{VDD}=2.7$ to 5.5 V |  |  | 4.8 |  |
|  |  |  | $\mathrm{VDD}=2$ to 5.5 V |  |  | 3.2 |  |
|  |  |  | $\mathrm{VDD}=1.8$ to 5.5 V |  |  | 1.6 |  |
|  |  | Frequency/4 mode | $\mathrm{VDD}=2$ to 5.5 V |  |  | 4.8 |  |
|  |  |  | $\mathrm{VDD}=1.8$ to 5.5 V |  |  | 3.2 |  |
|  |  | Frequency/8 mode | $\mathrm{VDD}=1.8$ to 5.5 V |  |  | 4.8 |  |
| f (XCIN) | Oscillation frequency (sub-clock) | Quartz-crystal oscillator |  |  |  | 50 | kHz |
| f(CNTR) | Timer external input frequency | CNTR |  |  |  | f(STCK)/6 | Hz |
| m(CNTR) | Timer external input period ("H" and "L" pulse width) | CNTR |  | 3/f(STCK) |  |  | S |
| TPON | Power-on reset circuit valid supply voltage rising time | $\mathrm{VDD}=0 \rightarrow 1.8 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{s}$ |

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.


System clock (STCK) operating condition map (Mask ROM version)

## ELECTRICAL CHARACTERISTICS 1

(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VOH | " H " level output voltage P0, P1, P2, D0-D5 | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ | $\mathrm{IOH}=-10 \mathrm{~mA}$ | 3 |  |  | V |
|  |  |  | $\mathrm{IOH}=-3 \mathrm{~mA}$ | 4.1 |  |  |  |
|  |  | VDD $=3 \mathrm{~V}$ | $\mathrm{IOH}=-5 \mathrm{~mA}$ | 2.1 |  |  |  |
|  |  |  | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 |  |  |  |
| VOH | "H" level output voltage C, CNTR | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ | $\mathrm{IOH}=-20 \mathrm{~mA}$ | 3 |  |  | V |
|  |  |  | $\mathrm{IOH}=-6 \mathrm{~mA}$ | 4.1 |  |  |  |
|  |  | $\mathrm{VDD}=3 \mathrm{~V}$ | $\mathrm{IOH}=-10 \mathrm{~mA}$ | 2.1 |  |  |  |
|  |  |  | $\mathrm{IOH}=-3 \mathrm{~mA}$ | 2.4 |  |  |  |
| VoL | $\begin{array}{\|l} \hline \text { "L" level output voltage } \\ \text { P0, P1, P2, D0-D7, C, CNTR } \end{array}$ | $V D D=5 \mathrm{~V}$ | $\mathrm{IOL}=15 \mathrm{~mA}$ |  |  | 2 | V |
|  |  |  | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 0.9 |  |
|  |  | $\mathrm{VDD}=3 \mathrm{~V}$ | $\mathrm{IOL}=9 \mathrm{~mA}$ |  |  | 1.4 |  |
|  |  |  | $\mathrm{IOL}=3 \mathrm{~mA}$ |  |  | 0.9 |  |
| VoL | "L" level output voltage RESET | $V D D=5 \mathrm{~V}$ | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 2 | V |
|  |  |  | $\mathrm{IOL}=1 \mathrm{~mA}$ |  |  | 0.6 |  |
|  |  | VDD $=3 \mathrm{~V}$ | $\mathrm{IOL}=2 \mathrm{~mA}$ |  |  | 0.9 |  |
| IIH | "H" level input current P0, P1, P2, Do-D5, Xin, Xcin, RESET CNTR, INT | $\mathrm{VI}=\mathrm{VDD}$ |  |  |  | 2 | $\mu \mathrm{A}$ |
| IIL | "L" level input current P0, P1, P2, D0-D5, Xin, Xcin, RESET CNTR, INT | VI = 0 V P0, P1 No pull-up |  |  |  | -2 | $\mu \mathrm{A}$ |
| Rpu | Pull-up resistor value P0, P1, RESET | $\mathrm{VI}=0 \mathrm{~V}$ | Vdd $=5 \mathrm{~V}$ | 30 | 60 | 125 | $\mathrm{k} \Omega$ |
|  |  |  | VDD $=3 \mathrm{~V}$ | 50 | 120 | 250 |  |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V}^{\text {T- }}$ | Hysteresis RESET | $V D D=5 \mathrm{~V}$ |  |  | 1 |  | V |
|  |  | VDD $=3 \mathrm{~V}$ |  |  | 0.4 |  |  |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V}^{\text {- }}$ | Hysteresis INT | VDD $=5 \mathrm{~V}$ |  |  | 0.6 |  | V |
|  |  | VDD $=3 \mathrm{~V}$ |  |  | 0.3 |  |  |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V}^{+}$- | Hysteresis CNTR | $\mathrm{VDD}=5 \mathrm{~V}$ |  |  | 0.2 |  | V |
|  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  | 0.2 |  |  |
| f (RING) | On-chip oscillator clock frequency | $\mathrm{VDD}=5 \mathrm{~V}$ |  | 200 | 500 | 700 | kHz |
|  |  | VDD $=3 \mathrm{~V}$ |  | 100 | 250 | 400 |  |
| $\Delta f(\mathrm{XIN})$ | Frequency error (with RC oscillation, error of external R, C not included ) (Note 1) | $\mathrm{VDD}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  |  | $\pm 17$ | \% |
|  |  | $\mathrm{VDD}=3 \mathrm{~V} \pm 10 \%$, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  |  | $\pm 17$ |  |
| RCOM | COM output impedance (Note 2) | $\mathrm{VDD}=5 \mathrm{~V}$ |  |  | 1.5 | 7.5 | $\mathrm{k} \Omega$ |
|  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  | 2 | 10 |  |
| RSEG | SEG output impedance (Note 2) | $\mathrm{VDD}=5 \mathrm{~V}$ |  |  | 1.5 | 7.5 | k $\Omega$ |
|  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  | 2 | 10 |  |
| RVLC | Internal resistor for LCD power supply | When dividing resistor $2 r \times 3$ selected |  | 300 | 480 | 960 | $\mathrm{k} \Omega$ |
|  |  | When dividing resistor $2 r \times 2$ selected |  | 200 | 320 | 640 |  |
|  |  | When dividing resistor $r \times 3$ selected |  | 150 | 240 | 480 |  |
|  |  | When dividing resistor $r \times 2$ selected |  | 100 | 160 | 320 |  |

Notes 1: When RC oscillation is used, use the external 33 pF capacitor (C).
2: The impedance state is the resistor value of the output voltage
at VLC3 level output: Vo $=0.8$ VLC3
at VLC2 level output: Vo $=0.8$ VLC2
at VLC1 level output: Vo $=0.2$ VLC2 + VLC1
at Vss level output: $\mathrm{Vo}=0.2 \mathrm{Vss}$

## ELECTRICAL CHARACTERISTICS 2

(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=1.8$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter |  | Test conditions |  |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| IDD | Supply current | at active mode <br> (with a ceramic resonator) |  |  | $\begin{aligned} & \text { VDD }=5 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=6 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{RING})=\text { stop } \\ & \mathrm{f}(\mathrm{XCIN})=\text { stop } \end{aligned}$ | $\mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XIN}) / 8$ |  | 1.2 | 2.4 | mA |
|  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 4$ |  |  | 1.3 | 2.6 |  |  |
|  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 2$ |  |  | 1.6 | 3.2 |  |  |
|  |  |  | $f($ STCK $)=\mathrm{f}(\mathrm{XIN})$ |  |  | 2.2 | 4.4 |  |  |
|  |  |  | $\begin{aligned} & \text { VDD }=5 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{RING})=\text { stop } \\ & \mathrm{f}(\mathrm{XCIN})=\text { stop } \end{aligned}$ | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 8$ |  | 0.9 | 1.8 | mA |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 4$ |  | 1 | 2 |  |  |
|  |  |  |  | $\mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XIN}) / 2$ |  | 1.2 | 2.4 |  |  |
|  |  |  |  | $f($ STCK $)=f($ XIN $)$ |  | 1.6 | 3.2 |  |  |
|  |  |  | $\begin{aligned} & \mathrm{VDD}=3 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{RING})=\text { stop } \\ & \mathrm{f}(\mathrm{XCIN})=\text { stop } \end{aligned}$ | $f($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 8$ |  | 0.3 | 0.6 | mA |  |
|  |  |  |  | $\mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XIN}) / 4$ |  | 0.4 | 0.8 |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 2$ |  | 0.5 | 1.0 |  |  |
|  |  |  |  | $f($ STCK $)=f($ XIN $)$ |  | 0.7 | 1.4 |  |  |
|  |  | at active mode (with an on-chip oscillator) | $\begin{aligned} & \text { VDD }=5 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=\text { stop } \\ & \mathrm{f}(\mathrm{RING})=\text { active } \\ & \mathrm{f}(\mathrm{XCIN})=\text { stop } \end{aligned}$ | $f($ STCK $)=f($ RING $) / 8$ |  | 50 | 100 | $\mu \mathrm{A}$ |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}($ RING $) / 4$ |  | 60 | 120 |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}($ RING $) / 2$ |  | 80 | 160 |  |  |
|  |  |  |  | $f($ STCK $)=f($ RING $)$ |  | 120 | 240 |  |  |
|  |  |  | $\begin{aligned} & \text { VDD }=3 \mathrm{~V} \\ & f(\text { XIN })=\text { stop } \\ & f(\text { RING })=\text { active } \\ & f(\text { XCIN })=\text { stop } \end{aligned}$ | $\mathrm{f}($ STCK $)=\mathrm{f}($ RING $) / 8$ |  | 10 | 20 | $\mu \mathrm{A}$ |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}($ RING $) / 4$ |  | 13 | 26 |  |  |
|  |  |  |  | $f($ STCK $)=\mathrm{f}($ RING $) / 2$ |  | 19 | 38 |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}($ RING $)$ |  | 31 | 62 |  |  |
|  |  | at active mode (with a quartz-crystal oscillator) | $\begin{aligned} & \text { VDD }=5 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=\text { stop } \\ & \mathrm{f}(\mathrm{RING})=\text { stop } \\ & \mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz} \end{aligned}$ | $\mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XCIN}) / 8$ |  | 7 | 14 | $\mu \mathrm{A}$ |  |
|  |  |  |  | $\mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XCIN}) / 4$ |  | 8 | 16 |  |  |
|  |  |  |  | $\mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XCIN}) / 2$ |  | 10 | 20 |  |  |
|  |  |  |  | $f($ STCK $)=f($ XCIN $)$ |  | 14 | 28 |  |  |
|  |  |  | $\begin{aligned} & \mathrm{VDD}=3 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=\text { stop } \\ & \mathrm{f}(\mathrm{RING})=\text { stop } \\ & \mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz} \end{aligned}$ | $f($ STCK $)=\mathrm{f}(\mathrm{XCIN}) / 8$ |  | 5 | 10 | $\mu \mathrm{A}$ |  |
|  |  |  |  | $\mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{XCIN}) / 4$ |  | 6 | 12 |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XCIN}) / 2$ |  | 7 | 14 |  |  |
|  |  |  |  | $f($ STCK $)=f($ XCIN $)$ |  | 8 | 16 |  |  |
|  |  | at clock operation mode (POF instruction execution) | $f($ XCIN $)=32 \mathrm{kHz}$ | $\mathrm{VDD}=5 \mathrm{~V}$ |  | 6 | 12 | $\mu \mathrm{A}$ |  |
|  |  |  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  | 5 | 10 |  |  |
|  |  | at RAM back-up mode (POF2 instruction execution) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 0.1 | 2 | $\mu \mathrm{A}$ |  |
|  |  |  | $\mathrm{VDD}=5 \mathrm{~V}$ |  |  |  | 10 |  |  |
|  |  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  |  | 6 |  |  |

VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS
(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VRST | Detection voltage (reset occurs) (Note 2) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1.6 | 1.8 | 2 | V |
|  |  | $-20^{\circ} \mathrm{C} \leq \mathrm{Ta}<0^{\circ} \mathrm{C}$ | 1.7 |  | 2.3 |  |
|  |  | $0^{\circ} \mathrm{C} \leq \mathrm{Ta}<50^{\circ} \mathrm{C}$ | 1.4 |  | 2.2 |  |
|  |  | $50^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 80^{\circ} \mathrm{C}$ | 1.2 |  | 1.9 |  |
| VRST ${ }^{+}$ | Detection voltage (reset release) (Note 3) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1.7 | 1.9 | 2.1 | V |
|  |  | $-20^{\circ} \mathrm{C} \leq \mathrm{Ta}<0^{\circ} \mathrm{C}$ | 1.8 |  | 2.4 |  |
|  |  | $0^{\circ} \mathrm{C} \leq \mathrm{Ta}<50^{\circ} \mathrm{C}$ | 1.5 |  | 2.3 |  |
|  |  | $50^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 8{ }^{\circ} \mathrm{C}$ | 1.3 |  | 2 |  |
| VRST ${ }^{+}$ VRST ${ }^{-}$ | Detection voltage hysteresis |  |  | 0.1 |  | V |
| IRST | Operation current (Note 4) | VDD $=5 \mathrm{~V}$ |  | 50 | 100 | $\mu \mathrm{A}$ |
|  |  | VDD $=3 \mathrm{~V}$ |  | 30 | 60 |  |
| TRST | Detection time (Note 5) | VDD $\rightarrow$ (VRST -0.1 V ) |  | 0.2 | 1.2 | ms |

Notes 1: The voltage drop detection circuit is equipped with only the H version.
2: The detection voltage (VRST) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.
3: The detection voltage ( $\mathrm{VRST}^{+}$) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.
4: In the H version, IRST is added to IDD (supply current).
5: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST -0.1 V ].
6: The detection voltages (VRST+, $\mathrm{VRST}^{-}$) are set up lower than the minimum value of the supply voltage of the recommended operating conditions. As for details, refer to the LIST OF PRECAUTIONS.

## (2) One Time PROM version

## ABSOLUTE MAXIMUM RATINGS (One Time PROM version)

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage |  | -0.3 to 4.0 | V |
| VI | Input voltage P0, P1, P2, D0-D5, RESET, INT, XIN, XCIN |  | -0.3 to VDD +0.3 | V |
| VI | Input voltage CNTR |  | -0.3 to VDD+0.3 | V |
| Vo | Output voltage P0, P1, P2, D0-D7, RESET, CNTR | Output transistors in cut-off state | -0.3 to VDD+0.3 | V |
| Vo | Output voltage C, Xout, Xcout |  | -0.3 to VDD+0.3 | V |
| Vo | Output voltage SEG0-SEG28, COM0-COM3 (Note) |  | -0.3 to VDD+0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating temperature range |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

Note: SEG13 pin is not equipped with the 4552 Group.

RECOMMENDED OPERATING CONDITIONS 1
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, $\mathrm{VDD}=1.8$ to 3.6 V , unless otherwise noted)


Notes 1: At 1/2 bias: VLC1 = VLC2 = (1/2)•VLC3
At $1 / 3$ bias: VLC $1=(1 / 3) \cdot$ VLC3, VLC $2=(2 / 3) \cdot$ VLC3
2: The average output current is the average value during 100 ms .

RECOMMENDED OPERATING CONDITIONS 2
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, VDD $=1.8$ to 3.6 V , unless otherwise noted)

| Symbol | Parameter | Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| f (XIN) | Oscillation frequency (with a ceramic resonator) | Through mode | $\mathrm{VDD}=2.7$ to 3.6 V |  |  | 4.4 | MHz |
|  |  |  | VDD $=2$ to 3.6 V |  |  | 2.2 |  |
|  |  |  | VDD $=1.8$ to 3.6 V |  |  | 1.1 |  |
|  |  | Frequency/2 mode | $\mathrm{VDD}=2.7$ to 3.6 V |  |  | 6 |  |
|  |  |  | VDD $=2$ to 3.6 V |  |  | 4.4 |  |
|  |  |  | VDD $=1.8$ to 3.6 V |  |  | 2.2 |  |
|  |  | Frequency/4 mode | $\mathrm{VDD}=2$ to 3.6 V |  |  | 6 |  |
|  |  |  | $\mathrm{VDD}=1.8$ to 3.6 V |  |  | 4.4 |  |
|  |  | Frequency/8 mode | $\mathrm{VDD}=1.8$ to 3.6 V |  |  | 6 |  |
| f(XIN) | Oscillation frequency (at RC oscillation) (Note) | $\mathrm{V} D=2.7$ to 3.6 V |  |  |  | 4.4 | MHz |
| f(XIN) | Oscillation frequency (with a ceramic oscillation circuit selected, external clock input) | Through mode | VDD $=2.7$ to 3.6 V |  |  | 3.2 | MHz |
|  |  |  | VDD $=2$ to 3.6 V |  |  | 1.6 |  |
|  |  |  | VDD $=1.8$ to 3.6 V |  |  | 0.8 |  |
|  |  | Frequency/2 mode | $\mathrm{VDD}=2.7$ to 3.6 V |  |  | 4.8 |  |
|  |  |  | VDD $=2$ to 3.6 V |  |  | 3.2 |  |
|  |  |  | $\mathrm{VDD}=1.8$ to 3.6 V |  |  | 1.6 |  |
|  |  | Frequency/4 mode | $\mathrm{VDD}=2$ to 3.6 V |  |  | 4.8 |  |
|  |  |  | VDD $=1.8$ to 3.6 V |  |  | 3.2 |  |
|  |  | Frequency/8 mode | $\mathrm{VDD}=1.8$ to 3.6 V |  |  | 4.8 |  |
| f (XCIN) | Oscillation frequency (with a quartz-crystal oscillator) | Quartz-crystal oscillator |  |  |  | 50 | kHz |
| f(CNTR) | Timer external input frequency | CNTR |  |  |  | f(STCK)/6 | Hz |
| m(CNTR) | Timer external input period ("H" and "L" pulse width) | CNTR |  | 3/f(STCK) |  |  | s |
| TPON | Power-on reset circuit valid supply voltage rising time | V DD $=0 \rightarrow 1.8 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{s}$ |

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.
at ceramic oscillation (One Time PROM version)

at RC oscillation (One Time PROM version)

at external clock oscillation (One Time PROM version)

at quartz-crystal oscillation (One Time PROM version)


System clock (STCK) operating condition map (One Time PROM version)

## ELECTRICAL CHARACTERISTICS

(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, $\mathrm{VDD}=1.8$ to 3.6 V , unless otherwise noted)

| Symbol | Parameter |  | Test conditions |  |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Voh | "H" level output voltage P0, P1, P2, D0-D5 |  |  |  | $\mathrm{V} D \mathrm{D}=3 \mathrm{~V}$ | $\mathrm{IOH}=-5 \mathrm{~mA}$ | 2.1 |  |  | V |
|  |  |  | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 |  |  |  |  |  |
| VOH | "H" level output voltage C, CNTR |  | $\mathrm{V} D \mathrm{D}=3 \mathrm{~V}$ | $\mathrm{IOH}=-10 \mathrm{~mA}$ | 2.1 |  |  | V |  |
|  |  |  | $\mathrm{IOH}=-3 \mathrm{~mA}$ | 2.4 |  |  |  |  |
| Vol | "L" level output voltage P0, P1, P2, D0-D7, C, CNTR |  |  | $\mathrm{V} D \mathrm{D}=3 \mathrm{~V}$ | $\mathrm{IOL}=9 \mathrm{~mA}$ |  |  | 1.4 | V |  |
|  |  |  | $\mathrm{IOL}=3 \mathrm{~mA}$ |  |  |  | 0.9 |  |  |  |
| Vol | "L" level output voltage RESET |  | $\mathrm{V} D \mathrm{D}=3 \mathrm{~V}$ | $\mathrm{IOL}=2 \mathrm{~mA}$ |  |  | 0.9 | V |  |  |
| IIH | "H" level input current P0, P1, P2, Do-D5, Xin, Xcin, RESET CNTR, INT |  | $V_{I}=V_{D D}$ |  |  |  | 2 | $\mu \mathrm{A}$ |  |  |
| IIL | "L" level input current P0, P1, P2, Do-D5, Xin, XCIN, RESET CNTR, INT |  | $\mathrm{VI}=0 \mathrm{~V}$ P0, P1 No pull-up |  |  |  | -2 | $\mu \mathrm{A}$ |  |  |
| Rpu | Pull-up resistor value P0, P1, RESET |  | $\begin{array}{\|l\|} \hline V I=0 V \\ V D D=3 V \\ \hline \end{array}$ |  | 50 | 120 | 250 | $\mathrm{k} \Omega$ |  |  |
| $\mathrm{V}_{\text {+ }+-\mathrm{V}^{-} \text {- }}$ | Hysteresis RESET |  |  |  |  | 0.4 |  | V |  |  |
| $\mathrm{V}^{+}+-\mathrm{V}^{+}$ | Hysteresis INT |  | $\begin{array}{\|l} \hline V D D=3 V \\ \hline V D D=3 \mathrm{~V} \\ \hline \end{array}$ |  |  | 0.3 |  | V |  |  |
| $\mathrm{V}^{+}+-\mathrm{V}^{+}$ | Hysteresis CNTR |  | $\begin{array}{\|l} \hline V D D=3 \mathrm{~V} \\ \hline \mathrm{VDD}=3 \mathrm{~V} \\ \hline \end{array}$ |  |  | 0.2 |  | V |  |  |
| f(RING) | On-chip oscillator clock frequency |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  | 100 | 250 | 400 | kHz |  |  |
| $\Delta \mathrm{f}$ (XIN) | Frequency error (with RC oscillation, error of external R, C not included ) (Note 1) |  | $\mathrm{VDD}=3 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  |  | $\pm 17$ | \% |  |  |
| RCOM |  |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  | 2 | 10 | $\mathrm{k} \Omega$ |  |  |
| RSEG | SEG output impedance (Note 2) |  | $\mathrm{VDD}=3 \mathrm{~V}$ |  |  | 2 | 10 | $\mathrm{k} \Omega$ |  |  |
| RVLC | Internal resistor for LCD power supply |  | When dividing resistor $2 \mathrm{r} \times 3$ selected |  | 300 | 480 | 960 | $\mathrm{k} \Omega$ |  |  |
|  |  |  | When dividing resistor $2 \mathrm{r} \times 2$ selected |  | 200 | 320 | 640 |  |  |  |
|  |  |  | When dividing resistor $r \times 3$ selected |  | 150 | 240 | 480 |  |  |  |
|  |  |  | When dividing resistor $r \times 2$ selected |  | 100 | 160 | 320 |  |  |  |
| IDD | Supply current | at active mode(with a ceramic resonator) | $\begin{aligned} & \mathrm{VDD}=3 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz} \\ & \mathrm{f}(\mathrm{RING})=\text { stop } \\ & \mathrm{f}(\mathrm{XCIN})=\text { stop } \end{aligned}$ | $\mathrm{f}($ STCK $)=\mathrm{f}($ XIN $) / 8$ |  | 0.3 | 0.6 | mA |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XIN}) / 4$ |  | 0.4 | 0.8 |  |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}($ XIN $) / 2$ |  | 0.6 | 1.2 |  |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}$ (XIN) |  | 0.9 | 1.8 |  |  |  |
|  |  | at active mode (with an on-chip oscillator) | $\begin{array}{\|l} \hline \text { VDD }=3 \mathrm{~V} \\ \mathrm{f}(\mathrm{XIN})=\text { stop } \\ \mathrm{f}(\mathrm{RING})=\text { active } \\ \mathrm{f}(\mathrm{XCIN})=\text { stop } \\ \hline \end{array}$ | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{RING}) / 8$ |  | 12 | 24 | $\mu \mathrm{A}$ |  |  |
|  |  |  |  | $\mathrm{f}(\mathrm{STCK})=\mathrm{f}(\mathrm{RING}) / 4$ |  | 17 | 34 |  |  |  |
|  |  |  |  | $\mathrm{f}($ STCK) $=\mathrm{f}($ RING)/2 |  | 27 | 54 |  |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}$ (RING) |  | 48 | 96 |  |  |  |
|  |  | at active mode (with a quartz-crystal oscillator) | $\begin{aligned} & \mathrm{VDD}=3 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XIN})=\text { stop } \\ & \mathrm{f}(\mathrm{RING})=\text { stop } \\ & \mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz} \\ & \hline \end{aligned}$ | $f($ STCK $)=f(\mathrm{XCIN}) / 8$ |  | 5 | 10 | $\mu \mathrm{A}$ |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XCIN}) / 4$ |  | 6 | 12 |  |  |  |
|  |  |  |  | $\mathrm{f}($ STCK $)=\mathrm{f}(\mathrm{XCIN}) / 2$ |  | 7 | 14 |  |  |  |
|  |  |  |  | $f($ STCK $)=\mathrm{f}($ XCIN $)$ |  | 9 | 18 |  |  |  |
|  |  | at clock operation mode (POF instruction execution) | $\begin{aligned} & \mathrm{VDD}=3 \mathrm{~V} \\ & \mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz} \end{aligned}$ |  |  | 5 | 10 | $\mu \mathrm{A}$ |  |  |
|  |  | at RAM back-up mode (POF2 instruction execution) |  |  |  | 0.1 | 2 | $\mu \mathrm{A}$ |  |  |
|  |  |  | $\begin{array}{\|l\|} \hline \mathrm{Ta}=25^{\circ} \mathrm{C} \\ \hline \mathrm{VDD}=3 \mathrm{~V} \\ \hline \end{array}$ |  |  |  | 6 |  |  |  |

Notes 1: When RC oscillation is used, use the external 33 pF capacitor (C).
2: The impedance state is the resistor value of the output voltage.
at VLC3 level output: $\mathrm{Vo}=0.8 \mathrm{VLC3}$
at VLC2 level output: $\mathrm{Vo}=0.8 \mathrm{VLC2}$
at VLC1 level output: Vo $=0.2 \mathrm{VLC} 2+\mathrm{VLC1}$
at Vss level output: $\mathrm{Vo}=0.2 \mathrm{Vss}$

VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VRST | Detection voltage (reset occurs) (Note 2) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1.6 | 1.8 | 2 | V |
|  |  | $-20^{\circ} \mathrm{C} \leq \mathrm{Ta}<0{ }^{\circ} \mathrm{C}$ | 1.7 |  | 2.3 |  |
|  |  | $0^{\circ} \mathrm{C} \leq \mathrm{Ta}<50^{\circ} \mathrm{C}$ | 1.4 |  | 2.2 |  |
|  |  | $50^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 85{ }^{\circ} \mathrm{C}$ | 1.2 |  | 1.9 |  |
| VRST ${ }^{+}$ | Detection voltage (reset release) (Note 3) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1.7 | 1.9 | 2.1 | V |
|  |  | $-20^{\circ} \mathrm{C} \leq \mathrm{Ta}<0^{\circ} \mathrm{C}$ | 1.8 |  | 2.4 |  |
|  |  | $0^{\circ} \mathrm{C} \leq \mathrm{Ta}<50^{\circ} \mathrm{C}$ | 1.5 |  | 2.3 |  |
|  |  | $50^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 85{ }^{\circ} \mathrm{C}$ | 1.3 |  | 2 |  |
| $\text { VRST }^{+}-$ <br> VRST | Detection voltage hysteresis |  |  | 0.1 |  | V |
| IRST | Operation current (Note 4) | VDD $=3 \mathrm{~V}$ |  | 30 | 60 | $\mu \mathrm{A}$ |
| TRST | Detection time (Note 5) | VDD $\rightarrow$ (VRST -0.1 V ) |  | 0.2 | 1.2 | ms |

Notes 1: The voltage drop detection circuit is equipped with only the H version.
2: The detection voltage (VRST) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.
3: The detection voltage ( $\mathrm{VRST}^{+}$) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.
4: In the H version, IRST is added to IDD (supply current).
5: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST - 0.1 V ].
6: The detection voltages (VRST ${ }^{+}$, RRST $^{-}$) are set up lower than the minimum value of the supply voltage of the recommended operating conditions. As for details, refer to the LIST OF PRECAUTIONS.

BASIC TIMING DIAGRAM


## BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4552 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.
The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 19 shows the product of built-in PROM version. Figure 61 shows the pin configurations of built-in PROM versions.
The One Time PROM version has pin-compatibility with the mask ROM version.

Table 19 Product of built-in PROM version

| Part number | PROM size <br> $(\times 10$ bits $)$ | RAM size <br> $(\times 4$ bits $)$ | Package | ROM type |
| :--- | :---: | :---: | :---: | :---: |
| M34552G8FP | 8192 words | 288 words | $48 P 6 S-A$ | One Time PROM [shipped in blank] |
| M34552G8HFP |  |  |  |  |

## (1) PROM mode

The 4552 Group has a PROM mode in addition to a normal operation mode. It has a function to serially input/output the command codes, addresses, and data required for operation (e.g., read and program) on the built-in PROM using only a few pins. This mode can be selected by muddog entry after powering on the VDD pin. In the PROM mode, three types of software commands (read, program, and program verify) can be used. Clock-synchronous serial I/O is used, beginning from the LSB (LSB first).

## (2) Notes on handling

(1) For the One Time PROM version shipped in blank, Renesas corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 60 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

## (3) Difference between Mask ROM version and One Time PROM version

Mask ROM version and One Time PROM version have some difference of the following characteristics within the limits of an electrical property by difference of a manufacture process, builtin ROM, and a layout pattern.

- a characteristic value
- a margin of operation
- the amount of noise-proof
- noise radiation, etc.,

Accordingly, be careful of them when swithcing.


Fig. 68 Flow of writing and test of the product shipped in blank


Fig. 69 Pin configuration of built-in PROM version

## ROM CODE ACCESS PROTECTION

We would like to support a simple ROM code protection function that prevents a party other than the ROM-code owner to read and reprogram the built-in PROM code of the MCU
First, Programmers must check the ID-code of the MCU.
If the ID-code is not blank, Programmer verifies it with the input IDcode. When the ID-codes do not match, Programmer will reject all further operations.
The MCU has each 10 bits of dedicated ROM spaces in address 009016 to 009616, as an ID-code (referred to as "the ID-code") enabling a Programmer to verify with the input ID-code and validate further operations.


Fig. 70 ROM-Code Protection ID Location

## PACKAGE OUTLINE

48P6S-A




RenesasTechnology Corp. Sales strategic Planning Div. Nippon Bldg., 2-6-2, Onte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Notes:

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property warranties or representations with respect to the accuracy or completeness of the information contained
rights or any other rights of Renesas or any third party with respect to the information in this document.
Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
2. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
3. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
4. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
5. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products
 and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
6. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below.
(1) artificial life support devices or systems
2) surgical implantations
(3) healthcare intervention (e.g., excision, administration of medication, etc.)
(4) any other purposes that pose a direct threat to human life
 damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage malfunction prevention appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas

Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

## RENESAS

RENESAS SALES OFFICES
" for the latest and detailed information
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

## Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No. 1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

## Renesas Technology Hong Kong Ltd

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

## Renesas Technology Taiwan Co., Ltd

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

## Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

## Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510


[^0]:    Notes 1: Output latch is set to " 1 ."
    2: Output structure is N -channel open-drain.
    3: Pull-up transistor is turned OFF.

