HIGH-SPEED 2.5V 16/8K x 8 DUAL-PORT STATIC RAM

PRELIMINARY
IDT70T06/5L
OBSOLETE PARTS

OBSOLETE PARTS
NOT RECOMMENDED FOR
NEW DESIGNS

Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
  - *Commercial: 20/25ns (max.)*
  - *Industrial: 25ns (max.)*
- Low-power operation
  - *IDT70T06/5L*
    Active: 200mW (typ.)
    Standby: 600µW (typ.)
- IDT70T06/5 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- Interrupt Flag
- M/$\overline{S}$ = V_{IH} for $\overline{BUSY}$ output flag on Master
  M/$\overline{S}$ = V_{IL} for $\overline{BUSY}$ input on Slave
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- LVTTL-compatible, single 2.5V (±100mV) power supply
- Available in a 64-pin TQFP and 100-pin *fp*BGA
- Industrial temperature range (-40°C to +85°C) is available for selected speeds

Functional Block Diagram



5668 drw 01

NOTES:
1. A_{13} is a NC for IDT70T05.
2. (MASTER): $\overline{BUSY}$ is output; (SLAVE): $\overline{BUSY}$ is input.
3. $\overline{BUSY}$ outputs and $\overline{INT}$ outputs are non-tri-stated push-pull.

JANUARY 2009

© 2019 Renesas Electronics Corporation

Description

The IDT70T06/5 is a high-speed 16/8K x 8 Dual-Port Static RAM. The IDT70T06/5 is designed to be used as a stand-alone 128K-bit Dual-Port Static RAM or as a combination MASTER/SLAVE Dual-Port Static RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port Static RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{CE}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 200mW of power.

The IDT70T06/5 is packaged in a 64-pin Thin Quad Flatpack and 100-pin fine pitch Ball Grd Array.

Pin Configurations[1,2,3,4]



NOTES:

1. A_{13} is a NC for IDT70T05.
2. All V_{DD} pins must be connected to power supply.
3. All V_{SS} pins must be connected to ground supply.
4. PN-64 package body is approximately 14mm x 14mm x 1.4mm.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part marking.

© 2019 Renesas Electronics Corporation

Pin Configurations[1,2,3,4] (con't.)

IDT70T06/5BF
BF100[5]

100-Pin fpBGA
Top View[6]

08/14/02

A1 A_{6R}	A2 A_{9R}	A3 A_{12R}	A4 NC	A5 V_{SS}	A6 V_{SS}	A7 NC	A8 $R/\overline{W}_R$	A9 NC	A10 I/O_{7R}
B1 NC	B2 NC	B3 A_{8R}	B4 A_{10R}	B5 NC	B6 NC	B7 A_{13R}(1)	B8 $\overline{OE}_R$	B9 NC	B10 I/O_{6R}
C1 A_{3R}	C2 A_{4R}	C3 A_{5R}	C4 A_{7R}	C5 NC	C6 NC	C7 $\overline{CE}_R$	C8 NC	C9 NC	C10 I/O_{3R}
D1 A_{1R}	D2 $\overline{INT}_R$	D3 A_{2R}	D4 NC	D5 A_{11R}	D6 NC	D7 $\overline{SEM}_R$	D8 NC	D9 I/O_{5R}	D10 I/O_{1R}
E1 $M/\overline{S}$	E2 $\overline{BUSY}_R$	E3 A_{0R}	E4 A_{1L}	E5 V_{SS}	E6 V_{SS}	E7 I/O_{4R}	E8 I/O_{2R}	E9 I/O_{0R}	E10 V_{DD}
F1 V_{SS}	F2 $\overline{BUSY}_L$	F3 A_{0L}	F4 NC	F5 V_{DD}	F6 V_{SS}	F7 V_{DD}	F8 I/O_{5L}	F9 I/O_{6L}	F10 I/O_{7L}
G1 $\overline{INT}_L$	G2 A_{3L}	G3 A_{6L}	G4 NC	G5 NC	G6 $\overline{SEM}_L$	G7 NC	G8 I/O_{3L}	G9 V_{SS}	G10 I/O_{4L}
H1 A_{2L}	H2 A_{5L}	H3 A_{10L}	H4 NC	H5 NC	H6 $\overline{CE}_L$	H7 NC	H8 NC	H9 NC	H10 I/O_{2L}
J1 A_{4L}	J2 A_{8L}	J3 A_{11L}	J4 NC	J5 NC	J6 A_{13L}(1)	J7 $R/\overline{W}_L$	J8 NC	J9 V_{SS}	J10 I/O_{1L}
K1 A_{7L}	K2 A_{9L}	K3 A_{12L}	K4 NC	K5 V_{DD}	K6 V_{DD}	K7 NC	K8 NC	K9 $\overline{OE}_L$	K10 I/O_{0L}

5668 drw 03

NOTES:
1. A_{13} is a NC for IDT70T05.
2. All V_{DD} pins must be connected to power supply.
3. All V_{SS} pins must be connected to ground supply.
4. Package body is approximately 1.18 in x 1.18 in x .16 in.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part marking.

© 2019 Renesas Electronics Corporation

Pin Names

Left Port	Right Port	Names
$\overline{CE}_L$	$\overline{CE}_R$	Chip Enable
R/$\overline{W}_L$	R/$\overline{W}_R$	Read/Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
A_{0L} - A_{13L}(1)	A_{0R} - A_{13R}(1)	Address
I/O_{0L} - I/O_{7L}	I/O_{0R} - I/O_{7R}	Data Input/Output
$\overline{SEM}_L$	$\overline{SEM}_R$	Semaphore Enable
$\overline{INT}_L$	$\overline{INT}_R$	Interrupt Flag
$\overline{BUSY}_L$	$\overline{BUSY}_R$	Busy Flag
M/$\overline{S}$		Master or Slave Select
V_{DD}		Power (2.5V)
V_{SS}		Ground (0V)

5668 tbl 01

NOTE:
1. A_{13} is a NC for IDT70T05.

Truth Table I: Non-Contention Read/Write Control

Inputs(1)				Outputs	
$\overline{CE}$	R/$\overline{W}$	$\overline{OE}$	$\overline{SEM}$	I/O_{0-7}	Mode
H	X	X	H	High-Z	Deselected: Power-Down
L	L	X	H	$DATA_{IN}$	Write to Memory
L	H	L	H	$DATA_{OUT}$	Read Memory
X	X	H	X	High-Z	Outputs Disabled

5668 tbl 02

NOTE:
1. $A_{0L} — A_{13L} \neq A_{0R} — A_{13R}$

Truth Table II: Semaphore Read/Write Control(1)

Inputs				Outputs	
$\overline{CE}$	R/$\overline{W}$	$\overline{OE}$	$\overline{SEM}$	I/O_{0-7}	Mode
H	H	L	L	$DATA_{OUT}$	Read Data in Semaphore Flag
H	↑	X	L	$DATA_{IN}$	Write I/O_0 into Semaphore Flag
L	X	X	L	—	Not Allowed

5668 tbl 03

NOTE:
1. There are eight semaphore flags written to via I/O_0 and read from I/O_0 - I/O_7. These eight semaphores are addressed by A_0 - A_2.

© 2019 Renesas Electronics Corporation

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
V_{TERM}(2)	Terminal Voltage with Respect to GND	-0.5 to +3.6	V
T_{BIAS}(3)	Temperature Under Bias	-55 to +125	°C
T_{STG}	Storage Temperature	-65 to +150	°C
T_{JN}	Junction Temperature	+150	°C
I_{OUT}	DC Output Current	50	mA

5668 tbl 04

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed V_{DD} + 0.3V.
3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

Maximum Operating Temperature and Supply Voltage(1)

Grade	Ambient Temperature	GND	V_{DD}
Commercial	0°C to +70°C	0V	2.5V ± 100mV
Industrial	-40°C to +85°C	0V	2.5V ± 100mV

5668 tbl 05

NOTE:
1. This is the parameter T_A. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage	2.4	2.5	2.6	V
V_{SS}	Ground	0	0	0	V
V_{IH}	Input High Voltage	1.7	—	V_{DD}+0.3(2)	V
V_{IL}	Input Low Voltage	-0.3(1)	—	0.7	V

5668 tbl 06

NOTES:
1. V_{IL} ≥ -1.5V for pulse width less than 10ns.
2. V_{TERM} must not exceed V_{DD} +0.3V.

Capacitance (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter(1)	Conditions	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	9	pF
C_{OUT}	Output Capacitance	V_{OUT} = 3dV	10	pF

5668 tbl 07

NOTES:
1. This parameter is determined by device characterization but is not production tested.
2. 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{DD} = 2.5V ± 100mV)

Symbol	Parameter	Test Conditions	70T06/5L		Unit
			Min.	Max.	
$\|I_{LI}\|$	Input Leakage Current(1)	V_{DD} = 2.6V, V_{IN} = 0V to V_{DD}	—	5	µA
$\|I_{LO}\|$	Output Leakage Current	V_{OUT} = 0V to V_{DD}	—	5	µA
V_{OL}	Output Low Voltage	I_{OL} = +2mA	—	0.4	V
V_{OH}	Output High Voltage	I_{OH} = -2mA	2.0	—	V

5668 tbl 08

NOTE:
1. At V_{DD} ≤ 2.0V input leakages are undefined.

© 2019 Renesas Electronics Corporation

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{DD} = 2.5V ± 100mV)

Symbol	Parameter	Test Condition	Version		70T06/5L20 Com'l Only Typ.(2)	70T06/5L20 Com'l Only Max.	70T06/5L25 Com'l & Ind Typ.(2)	70T06/5L25 Com'l & Ind Max.	Unit
I_{DD}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}$ = V_{IL}, Outputs Disabled $\overline{SEM}$ = V_{IH} f = f_{MAX}(3)	COM'L	L	80	140	70	130	mA
			IND	L	—	—	100	160	
I_{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_R$ and $\overline{CE}_L$ = V_{IH} $\overline{SEM}_R$ = $\overline{SEM}_L$ = V_{IH} f = f_{MAX}(3)	COM'L	L	12	20	7	17	mA
			IND	L	—	—	12	25	
I_{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}_{"A"}$ = V_{IL} and $\overline{CE}_{"B"}$ = V_{IH}(1) Active Port Outputs Disabled, f=f_{MAX}(3) $\overline{SEM}_R$ = $\overline{SEM}_L$ = V_{IH}	COM'L	L	55	90	40	80	mA
			IND	L	—	----	55	100	
I_{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{DD}$ - 0.2V, $V_{IN} \geq V_{DD}$ - 0.2V or $V_{IN} \leq$ 0.2V, f = 0(4) $\overline{SEM}_R$ = $\overline{SEM}_L \geq V_{DD}$-0.2V	COM'L	L	0.05	2.5	0.05	2.5	mA
			IND	L	—	—	0.2	5.0	
I_{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}_{"A"} \leq$ 0.2V and $\overline{CE}_{"B"} \geq V_{DD}$ - 0.2V(1) $\overline{SEM}_R$ = $\overline{SEM}_L \geq V_{DD}$-0.2V $V_{IN} \geq V_{DD}$ - 0.2V or $V_{IN} \leq$ 0.2V Active Port Outputs Disabled, f = f_{MAX}(3)	COM'L	L	55	90	40	80	mA
			IND	L	—	—	55	100	

5668 tbl 09

NOTES:
1. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
2. V_{DD} = 2.5V, T_A = +25°C, and are not production tested. I_{DD} dc = 85mA (typ.)
3. At f = f_{MAX}, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t_{RC}, and using "AC Test Conditions" of input levels of GND to 3V.
4. f = 0 means no address or control lines change.

AC Test Conditions

Input Pulse Levels	GND to 2.5V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.25V
Output Reference Levels	1.25V
Output Load	Figure 1

5668 tbl 10



Figure 1. AC Output Test Load
***(For t_{LZ}, t_{HZ}, t_{WZ}, t_{OW})**

Timing of Power-Up Power-Down



© 2019 Renesas Electronics Corporation

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

Symbol	Parameter	70T06/5L20 Com'l Only		70T06/5L25 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t_{RC}	Read Cycle Time	20	—	25	—	ns
t_{AA}	Address Access Time	—	20	—	25	ns
t_{ACE}	Chip Enable Access Time(3)	—	20	—	25	ns
t_{ABE}	Byte Enable Access Time(3)	—	20	—	25	ns
t_{AOE}	Output Enable Access Time(3)	—	12	—	13	ns
t_{OH}	Output Hold from Address Change	3	—	3	—	ns
t_{LZ}	Output Low-Z Time(1,2)	3	—	3	—	ns
t_{HZ}	Output High-Z Time(1,2)	—	12	—	15	ns
t_{PU}	Chip Enable to Power Up Time(1,2)	0	—	0	—	ns
t_{PD}	Chip Disable to Power Down Time(1,2)	—	20	—	25	ns
t_{SOP}	Semaphore Flag Update Pulse ($\overline{OE}$ or $\overline{SEM}$)	10	—	10	—	ns
t_{SAA}	Semaphore Address Access(3)	—	20	—	25	ns

5668 tbl 11

NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{CE}$ = V_{IL} and $\overline{SEM}$ = V_{IH}. To access semaphore, $\overline{CE}$ = V_{IH} and $\overline{SEM}$ = V_{IL}.

Waveform of Read Cycles(5)



NOTES:
1. Timing depends on which signal is asserted last $\overline{OE}$ or $\overline{CE}$.
2. Timing depends on which signal is de-asserted first $\overline{CE}$ or $\overline{OE}$.
3. t_{BDD} delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations $\overline{BUSY}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{AOE}, t_{ACE}, t_{AA} or t_{BDD}.
5. $\overline{SEM}$ = V_{IH}.

© 2019 Renesas Electronics Corporation

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage

Symbol	Parameter	70T06/5L20 Com'l Only		70T06/5L25 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
t_{WC}	Write Cycle Time	20	—	25	—	ns
t_{EW}	Chip Enable to End-of-Write[3]	15	—	20	—	ns
t_{AW}	Address Valid to End-of-Write	15	—	20	—	ns
t_{AS}	Address Set-up Time[3]	0	—	0	—	ns
t_{WP}	Write Pulse Width	15	—	20	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	ns
t_{DW}	Data Valid to End-of-Write	15	—	15	—	ns
t_{HZ}	Output High-Z Time[1,2]	—	12	—	15	ns
t_{DH}	Data Hold Time[4]	0	—	0	—	ns
t_{WZ}	Write Enable to Output in High-Z[1,2]	—	12	—	15	ns
t_{OW}	Output Active from End-of-Write[1,2,4]	0	—	0	—	ns
t_{SWRD}	$\overline{SEM}$ Flag Write to Read Time	5	—	5	—	ns
t_{SPS}	$\overline{SEM}$ Flag Contention Window	5	—	5	—	ns

5668 tbl 12

NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 1).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access SRAM, $\overline{CE}$ = V_{IL}, $\overline{SEM}$ = V_{IH}. To access semaphore, $\overline{CE}$ = V_{IH} and $\overline{SEM}$ = V_{IL}. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{DH} must be met by the device supplying write data to the SRAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.

© 2019 Renesas Electronics Corporation

Timing Waveform of Write Cycle No. 1, R/$\overline{W}$ Controlled Timing(1,3,5,8)



5668 drw 07

Timing Waveform of Write Cycle No. 2, $\overline{CE}$ Controlled Timing(1,3,5,8)



5668 drw 08

NOTES:

1. R/$\overline{W}$ or $\overline{CE}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a LOW $\overline{CE}$ and a LOW R/$\overline{W}$ for memory array writing cycle.
3. t_{WR} is measured from the earlier of $\overline{CE}$ or R/$\overline{W}$ (or $\overline{SEM}$ or R/$\overline{W}$) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{CE}$ or $\overline{SEM}$ LOW transition occurs simultaneously with or after the R/W low transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last $\overline{CE}$ or R/$\overline{W}$.
7. Timing depends on which enable signal is de-asserted first $\overline{CE}$ or R/$\overline{W}$.
8. If $\overline{OE}$ is LOW during R/$\overline{W}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or (t_{WZ} + t_{DW}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW}. If $\overline{OE}$ is HIGH during an R/$\overline{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP}.
9. To access SRAM, $\overline{CE}$ = V_{IL} and $\overline{SEM}$ = V_{IH}. To access Semaphore, $\overline{CE}$ = V_{IH} and $\overline{SEM}$ = V_{IL}. t_{EW} must be met for either condition.

© 2019 Renesas Electronics Corporation

Timing Waveform of Semaphore Read after Write Timing, Either Side[1]



NOTES:
1. $\overline{CE}$ = V_{IH} for the duration of the above timing (both write and read cycle).
2. "$DATA_{OUT}$ VALID" represents all I/O's (I/O_0 - I/O_7) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention[1,3,4]



NOTES:
1. D_{OR} = D_{OL} = V_{IL}, $\overline{CE}_R$ = $\overline{CE}_L$ = V_{IH}, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from $R/\overline{W}_{"A"}$ or $\overline{SEM}_{"A"}$ going HIGH to $R/\overline{W}_{"B"}$ or $\overline{SEM}_{"B"}$ going HIGH.
4. If t_{SPS} is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

© 2019 Renesas Electronics Corporation

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

Symbol	Parameter	70T06/5L20 Com'l Only		70T06/5L25 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
$\overline{BUSY}$ TIMING (M/$\overline{S}$ = V_{IH})						
t_{BAA}	$\overline{BUSY}$ Access Time from Address Match	—	20	—	20	ns
t_{BDA}	$\overline{BUSY}$ Disable Time from Address Not Matched	—	20	—	20	ns
t_{BAC}	$\overline{BUSY}$ Access Time from Chip Enable LOW	—	20	—	20	ns
t_{BDC}	$\overline{BUSY}$ Disable Time from Chip Enable HIGH	—	17	—	17	ns
t_{APS}	Arbitration Priority Set-up Time[2]	5	—	5	—	ns
t_{BDD}	$\overline{BUSY}$ Disable to Valid Data[3]	—	30	—	30	ns
t_{WH}	Write Hold After $\overline{BUSY}$[5]	15	—	17	—	ns
$\overline{BUSY}$ TIMING (M/$\overline{S}$ = V_{IL})						
t_{WB}	$\overline{BUSY}$ Input to Write[4]	0	—	0	—	ns
t_{WH}	Write Hold After $\overline{BUSY}$[5]	15	—	17	—	ns
PORT-TO-PORT DELAY TIMING						
t_{WDD}	Write Pulse to Data Delay[1]	—	45	—	50	ns
t_{DDD}	Write Data Valid to Read Data Delay[1]	—	35	—	35	ns

5668 tbl 13

NOTES:
1. Port-to-port delay through SRAM cells from writing port to reading port, refer to "Timing Waveform of Write Port-To-Port Read and $\overline{BUSY}$ (M/$\overline{S}$ = V_{IH})".
2. To ensure that the earlier of the two ports wins.
3. t_{BDD} is a calculated parameter and is the greater of 0, $t_{WDD} - t_{WP}$ (actual) or $t_{DDD} - t_{DW}$ (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.

Timing Waveform of Write Port-to-Port Read and $\overline{BUSY}$[2,4,5] (M/$\overline{S}$ = V_{IH})



5668 drw 11

NOTES:
1. To ensure that the earlier of the two ports wins. t_{APS} is ignored for M/$\overline{S}$ = V_{IL} (SLAVE).
2. $\overline{CE}_L$ = $\overline{CE}_R$ = V_{IL}
3. $\overline{OE}$ = V_{IL} for the reading port.
4. If M/$\overline{S}$ = V_{IL}(slave) then $\overline{BUSY}$ is input. Then for this example $\overline{BUSY}_{"A"}$ = V_{IH} and $\overline{BUSY}_{"B"}$ input is shown above.
5. All timing is the same for left and right port. Port "A" may be either left or right port. Port "B" is the port opposite from Port "A".

© 2019 Renesas Electronics Corporation

Timing Waveform of Write with $\overline{BUSY}$



NOTES:
1. tWH must be met for both $\overline{BUSY}$ input (slave) output master.
2. $\overline{BUSY}$ is asserted on Port "B" Blocking R/$\overline{W}$"B", until $\overline{BUSY}$"B" goes HIGH.
3. tWB is only for the slave version.

Waveform of $\overline{BUSY}$ Arbitration Controlled by $\overline{CE}$ Timing(1) (M/$\overline{S}$ = VIH)



Waveform of $\overline{BUSY}$ Arbitration Cycle Controlled by Address Match Timing(1) (M/$\overline{S}$ = VIH)



NOTES:
1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If tAPS is not satisfied, the $\overline{BUSY}$ signal will be asserted on one side or another but there is no guarantee on which side $\overline{BUSY}$ will be asserted.

© 2019 Renesas Electronics Corporation

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

		70T06/5L20 Com'l Only		70T06/5L25 Com'l & Ind		
Symbol	**Parameter**	**Min.**	**Max.**	**Min.**	**Max.**	**Unit**
INTERRUPT TIMING						
t_{AS}	Address Set-up Time	0	—	0	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	ns
t_{INS}	Interrupt Set Time	—	20	—	20	ns
t_{INR}	Interrupt Reset Time	—	20	—	20	ns

5668 tbl 14

Waveform of Interrupt Timing(1)



5668 drw 15



5668 drw 16

NOTES:
1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt Truth Table III.
3. Timing depends on which enable signal ($\overline{CE}$ or R/$\overline{W}$) is asserted last.
4. Timing depends on which enable signal ($\overline{CE}$ or R/$\overline{W}$) is de-asserted first.

© 2019 Renesas Electronics Corporation

Truth Table III — Interrupt Flag[1]

Left Port					Right Port					
$R/\overline{W}_L$	$\overline{CE}_L$	$\overline{OE}_L$	A_{13L}-A_{0L}	$\overline{INT}_L$	$R/\overline{W}_R$	$\overline{CE}_R$	$\overline{OE}_R$	A_{13R}-A_{0R}	$\overline{INT}_R$	Function
L	L	X	3FFF[4]	X	X	X	X	X	L[2]	Set Right $\overline{INT}_R$ Flag
X	X	X	X	X	X	L	L	3FFF[4]	H[3]	Reset Right $\overline{INT}_R$ Flag
X	X	X	X	L[3]	L	L	X	3FFE[4]	X	Set Left $\overline{INT}_L$ Flag
X	L	L	3FFE[4]	H[2]	X	X	X	X	X	Reset Left $\overline{INT}_L$ Flag

5668 tbl 15

NOTES:
1. Assumes $\overline{BUSY}_L$ = $\overline{BUSY}_R$ = V_{IH}.
2. If $\overline{BUSY}_L$ = V_{IL}, then no change.
3. If $\overline{BUSY}_R$ = V_{IL}, then no change.
4. A_{13} is a NC for IDT70T05, therefore Interrupt Addresses are 1FFF and 1FFE.

Truth Table IV — Address $\overline{BUSY}$ Arbitration

Inputs			Outputs		
$\overline{CE}_L$	$\overline{CE}_R$	A_{13L}-A_{0L}[4] A_{13R}-A_{0R}	$\overline{BUSY}_L$[1]	$\overline{BUSY}_R$[1]	Function
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit[3]

5668 tbl 16

NOTES:
1. Pins $\overline{BUSY}_L$ and $\overline{BUSY}_R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{BUSY}_X$ outputs on the IDT70T06/5 are push pull, not open drain outputs. On slaves the $\overline{BUSY}_X$ input internally inhibits writes.
2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APS} is not met, either $\overline{BUSY}_L$ or $\overline{BUSY}_R$ = LOW will result. $\overline{BUSY}_L$ and $\overline{BUSY}_R$ outputs cannot be LOW simultaneously.
3. Writes to the left port are internally ignored when $\overline{BUSY}_L$ outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{BUSY}_R$ outputs are driving LOW regardless of actual logic level on the pin.
4. A_{13} is a NC for IDT70T05. Address comparison will be for A_0 - A_{12}.

Truth Table V — Example of Semaphore Procurement Sequence[1,2,3]

Functions	D_0 - D_7 Left	D_0 - D_7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

5668 tbl 17

NOTES:
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70T06/5.
2. There are eight semaphore flags written to via I/O_0 and read from all I/O's (I/O_0 - I/O_7). These eight semaphores are addressed by A_0 -A_2.
3. $\overline{CE}$ = V_{IH}, $\overline{SEM}$ = V_{IL} to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

© 2019 Renesas Electronics Corporation



Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70T06/5 SRAMs.

Functional Description

The IDT70T06/5 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70T06/5 has an automatic power down feature controlled by $\overline{CE}$. The $\overline{CE}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE}$ = V_{IH}). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{INT}_L$) is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag ($\overline{INT}_R$) is set when the left port writes to memory location 3FFF (HEX) (1FFE or 1FFF for IDT70T05) and to clear the interrupt flag ($\overline{INT}_R$), the right port must read the memory location 3FFF. The message (8 bits) at 3FFE or 3FFF (1FFE or 1FFF for IDT70T05) is user-defined. If the interrupt function is not used, address locations 3FFE and 3FFF (1FFE or 1FFF for IDT70T05) are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the SRAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the SRAM is "busy". The $\overline{BUSY}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a $\overline{BUSY}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of $\overline{BUSY}$ logic is not required or desirable for all applications. In some cases it may be useful to logically OR the $\overline{BUSY}$ outputs together and use any $\overline{BUSY}$ indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of BUSY logic is not desirable, the $\overline{BUSY}$ logic can be disabled by placing the part in slave mode with the M/$\overline{S}$ pin. Once in slave mode the $\overline{BUSY}$ pin operates solely as a pin. Normal operation can be programmed by tying the $\overline{BUSY}$ pins HIGH. If desired, unintended write operations can be prevented to a port by tying the $\overline{BUSY}$ pin for that port LOW.

The $\overline{BUSY}$ outputs on the IDT 70T06/5 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70T06/5 SRAM array in width while using $\overline{BUSY}$ logic, one master part is used to decide which side of the SRAM array will receive a $\overline{BUSY}$ indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the $\overline{BUSY}$ signal as a write inhibit signal. Thus on the IDT70T06/5 RAM the $\overline{BUSY}$ pin is an output if the part is used as a master (M/$\overline{S}$ pin = V_{IH}), and the $\overline{BUSY}$ pin is an input if the part used as a slave (M/$\overline{S}$ pin = V_{IL}) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating $\overline{BUSY}$ on one side of the array and another master indicating $\overline{BUSY}$ on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for part of the other word.

The $\overline{BUSY}$ arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a $\overline{BUSY}$ flag to be output from the master before the actual write pulse can be initiated with the R/$\overline{W}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70T06/5 is an extremely fast Dual-Port 16/8K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port SRAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port SRAM or any other shared

© 2019 Renesas Electronics Corporation

resource.

The Dual-Port SRAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port SRAM. These devices have an automatic power-down feature controlled by $\overline{CE}$, the Dual-Port SRAM enable, and $\overline{SEM}$, the semaphore enable. The $\overline{CE}$ and $\overline{SEM}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where $\overline{CE}$ and $\overline{SEM}$ are both HIGH.

Systems which can best use the IDT70T06/5 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70T06/5's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70T06/5 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port SRAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it assumes control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70T06/5 in a separate memory space from the Dual-Port SRAM. This address space is accessed by placing a LOW input on the $\overline{SEM}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{OE}$, and R/$\overline{W}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins $A_0 – A_2$. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D_0 is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and output enable ($\overline{OE}$) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ($\overline{SEM}$ or $\overline{OE}$) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no

© 2019 Renesas Electronics Corporation

longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70T06/5's Dual-Port SRAM. Say the 16K x 8 SRAM was to be divided into two 8K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port SRAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port SRAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port SRAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned SRAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



Figure 4. IDT70T06/5 Semaphore Logic

© 2019 Renesas Electronics Corporation

Ordering Information



NOTE:

1. Contact your local sales office for Industrial temp range in other speeds, packages and powers.

Preliminary Datasheet: Definition

"PRELIMINARY" datasheets contain descriptions for products that are in early release.

Datasheet Document History

08/15/02:	Initial Public Release
01/29/09:	Page 18 Removed "IDT" from orderable part number
04/26/09:	PDN-F-09-01 issued. See idt.com for PDN specifics
03/31/14:	70T06_05 Datasheet changed to Obsolete Status

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2024 Renesas Electronics Corporation. All rights reserved.