

# 13-BIT TO 26-BIT REGISTERED *IDT74SSTVF16859* BUFFER WITH SSTL I/O

## FEATURES:

- 1:2 register buffer
- Meets or exceeds JEDEC standard SSTVF16859
- 2.3V to 2.7V Operation for PC1600, PC2100, and PC2700
- 2.5V to 2.7V Operation for PC3200
- SSTL\_2 Class I style data inputs/outputs
- Differential CLK input
- **RESET** control compatible with LVCMOS levels
- · Latch-up performance exceeds 100mA
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model (C = 200pF, R = 0)
- · Available in 56 pin VFQFPN and 64 pin TSSOP packages

## **APPLICATIONS:**

 Along with CSPT857C, Zero Delay PLL Clock buffer, provides complete solution for DDR1 DIMMs


## FUNCTIONAL BLOCK DIAGRAM

## **DESCRIPTION:**

The SSTVF16859 is a 13-bit to 26-bit registered buffer designed for 2.3V-2.7V VDD for PC1600 - PC2700 and 2.5V-2.7V VDD for PC3200, and supports low standby operation. All data inputs and outputs are SSTL\_2 level compatible with JEDEC standard for SSTL\_2.

RESET is an LVCMOS input since it must operate predictably during the power-up phase. RESET, which can be operated independent of CLK and CLK, must be held in the low state during power-up in order to ensure predictable outputs (low state) before a stable clock has been applied.

**RESET**, when in the low state, will disable all input receivers, reset all registers, and force all outputs to a low state, before a stable clock has been applied. With inputs held low and a stable clock applied, outputs will remain low during the Low-to-High transition of **RESET**.




1

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

### © 2019 Renesas Electronics Corporation

#### IDT74SSTVF16859 13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL I/O

### **PINCONFIGURATIONS**



VFQFPN TOP VIEW

## **ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Description	Max.	Unit
Vdd or Vddq	Supply Voltage Range	-0.5 to 3.6	V
VI <sup>(2)</sup>	Input Voltage Range	-0.5 to VDD +0.5	V
V0 <sup>(3)</sup>	Output Voltage Range	-0.5 to VDDQ +0.5	V
Ік	Input Clamp Current, Vi < 0	-50	mA
Іок	Output Clamp Current,	±50	mA
	VO < 0  or  VO > VDDQ		
lo	Continuous Output Current,	±50	mA
	Vo = 0 to VDDQ		
Vdd	Continuous Current through each	±100	mA
	VDD, VDDQ or GND		
Tstg	Storage Temperature Range	-65 to +150	°C

### NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. The input and output negative voltage ratings may be exceeded if the ratings of the  $\ensuremath{\text{I/P}}$  and  $\ensuremath{\text{O/P}}$  clamp current are observed.

3. The output current will flow if the following conditions are observed:

a) Output in HIGH state

b) Vo = VDDQ

	ſ		_	1		1		
<b>Q</b> 13A		1	$\sim$		64		VDDQ	
<b>Q</b> 12A		2			63		GND	
Q11A		3			62		D13	
<b>Q</b> 10A		4			61		D12	
Q9A		5			60		VDD	
VDDQ		6			59		VDDQ	
GND		7			58		GND	
Q8A		8			57		D11	
Q7A		9			56		D10	
Q6A		10			55		D9	
Q5A		11			54		GND	
Q4A		12			53		D8	
<b>Q</b> 3A		13			52		D7	
Q2A		14			51		RESET	
GND		15			50		GND	
Q1A		16			49		CLK	
<b>Q</b> 13B		17			48		CLK	
Vddq		18			47		VDDQ	
<b>Q</b> 12B		19			46		VDD	
<b>Q</b> 11B		20			45		VREF	
Q10B		21			44		D6	
Q9B		22			43		GND	
Q8B		23			42		D5	
Q7B		24			41		D4	
Q6B		25			40		D3	
GND		26			39		GND	
VDDQ		27			38		VDDQ	
Q5B		28			37		VDD	
Q4B		29			36		D2	
Q3B		30			35		D1	
Q2B		31			34		GND	
Q1B		32			33		VDDQ	
	TSSOP							

TOP VIEW

### FUNCTION TABLE (1)

	Input						
RESET	CLK	CLK	D	Q Outputs			
Н	$\uparrow$	$\rightarrow$	L	L			
Н	$\uparrow$	$\downarrow$	Н	Н			
Н	L or H	L or H	Х	Q0 <sup>(2)</sup>			
L	Х	Х	Х	L			

NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 $\uparrow = LOW \text{ to HIGH}$  $\downarrow = HIGH \text{ to LOW}$ 

2. Qo = Output level before the indicated steady-state conditions were established.

## **PIN DESCRIPTION**

Pin Names	Description
Q1 - Q13	Data Output
GND	Ground
VDDQ	Output-stage drain power voltage
Vdd	Logic power voltage
RESET	Asynchronous reset input - resets registers and disables data and clock differential input recievers
Vref	Input reference voltage
CLK	Positive master clock input
CLK	Negative master clock input
D1 - D13	Data Input - clocked in on the crossing of the rising edge of CLK and the falling edge of $\overline{CLK}$
Center PAD	Ground (MLF package only)

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR PC1600 - PC2700

Following Conditions Apply Unless Otherwise Specified: Operating Condition: TA =  $0^{\circ}$ C to +70°C, VDD = 2.5V ±0.2V, VDDQ = 2.5V ±0.2V

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vik	Control Inputs	Vdd = 2.3V, II= -18mA	-	_	-1.2	V
Vон		VDD = 2.3V to 2.7V, IOH = -100µA		_	_	V
		VDD = 2.3V, IOH = -8mA	1.95	_	_	
Vol		VDD = 2.3V to 2.7V, IOL = 100µA	_	_	0.2	V
		VDD = 2.3V, IOL = 8mA	-	_	0.35	
lı	All Inputs	VDD = 2.7V,VI = VDD or GND	-	—	±5	μA
IDD	Static Standby	IO = 0, VDD = 2.7V, $\overline{\text{RESET}}$ = GND	_	_	0.01	mA
	Static Operating	IO = 0, VDD = 2.7V, $\overline{\text{RESET}}$ = VDD, VI = VIH (AC) or VIL (AC)	-	_	20	
	Dynamic Operating (Clock Only)	IO = 0, VDD = 2.7V, $\overline{\text{RESET}}$ = VDD, VI = VIH (AC) or VIL (AC),	-	6	_	µA/Clock
		CLK and CLK Switching 50% Duty Cycle.				MHz
IDDD	Dynamic Operating	IO = 0, VDD = 2.7V, $\overline{\text{RESET}}$ = VDD, VI = VIH (AC) or VIL (AC),	-	43	_	µA/Clock
	(Per Each Data Input) <sup>(1)</sup>	CLK and CLK Switching 50% Duty Cycle. One Data Input				MHz/Data
		Switching at Half Clock Frequency, 50% Duty Cycle.				Input
	Data Inputs	Vdd = 2.5V, Vi = Vref ± 310mV	2	_	3	
Сі	CLK and CLK	VICR = 1.25V, VI (PP) = 360mV	2	_	3	рF
	RESET	VI = VDD or GND	2	—	3	

NOTE:

1. Power dissipation levels will allow operation at DDR333 speeds without excessive die temperature.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR PC3200

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA =  $0^{\circ}$ C to +70°C, VDD = 2.6V ±0.1V, VDDQ = 2.6V ±0.1V

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vik	Control Inputs	Vdd = 2.5V, II= -18mA	-	_	-1.2	V
Vон		VDD = 2.5V to 2.7V, IOH = -100µA			_	V
		Vdd = 2.5V, Ioh = -8mA	1.95	_	—	
Vol		VDD = 2.5V to 2.7V, IOL = 100µA	_	_	0.2	V
		Vdd = 2.5V, Iol = 8mA	_	_	0.35	
li	All Inputs	VDD = 2.7V,VI = VDD or GND	-	_	±5	μA
IDD	Static Standby	IO = 0, VDD = 2.7V, $\overline{\text{RESET}}$ = GND	_	-	0.01	mA
	Static Operating	IO = 0, VDD = 2.7V, $\overline{\text{RESET}}$ = VDD, VI = VIH (AC) or VIL (AC)	-	-	20	
	Dynamic Operating (Clock Only)	IO = 0, VDD = 2.7V, $\overline{\text{RESET}}$ = VDD, VI = VIH (AC) or VIL (AC),	-	6	_	µA/Clock
		CLK and CLK Switching 50% Duty Cycle.				MHz
IDDD	Dynamic Operating	IO = 0, VDD = 2.7V, $\overline{\text{RESET}}$ = VDD, VI = VIH (AC) or VIL (AC),	-	43	_	µA/Clock
	(Per Each Data Input) <sup>(1)</sup>	CLK and CLK Switching 50% Duty Cycle. One Data Input				MHz/Data
		Switching at Half Clock Frequency, 50% Duty Cycle.				Input
	Data Inputs	Vdd = 2.6V, Vi = Vref ± 310mV	2	_	3	
Сі	CLK and CLK	VICR = 1.3V, VI (PP) = 360mV	2	_	3	pF
	RESET	VI = VDD or GND	2	_	3	

NOTE:

1. Power dissipation levels will allow operation at DDR400 speeds without excessive die temperature.

## OPERATING CHARACTERISTICS, TA = 25°C (1)

Symbol	Parameter		Min.	Тур. <sup>(1)</sup>	Max.	Unit
Vdd	Supply Voltage		VDDQ	_	2.7	V
VDDQ	Output Supply Voltage	PC1600-PC2700	2.3	2.5	2.7	V
		PC3200	2.5	2.6	2.7	
Vref	Reference Voltage (VREF=VDDQ/2)	PC1600-PC2700	1.15	1.25	1.35	V
		PC3200	1.25	1.3	1.35	
Vtt	Termination Voltage	-	VREF-40mV	VREF	VREF+ 40mV	V
Vi	InputVoltage		0	_	Vdd	V
Vih	AC High-Level Input Voltage	Data Inputs	VREF+ 310mV	_	_	V
Vil	AC Low-Level Input Voltage	Data Inputs	—	—	Vref-310mV	V
Vih	DC High-Level Input Voltage	Data Inputs	VREF+ 150mV	—	—	V
VIL	DC Low-Level Input Voltage	Data Inputs	_	_	Vref-150mV	V
Vih	High-Level Input Voltage	RESET	1.7	—	—	V
VIL	Low-Level Input Voltage	RESET	—	—	0.7	V
VICR	Common-Mode Input Range	CLK, <b>CLK</b>	0.97	_	1.53	V
VI (PP)	Peak-to-Peak Input Voltage	CLK, <b>CLK</b>	360	_	-	mV
Іон	High-Level Output Current			_	- 16	mA
Iol	Low-Level Output Current		—	—	16	
TA	Operating Free-Air Temperature	Operating Free-Air Temperature		_	+70	°C

NOTE:

1. The RESET input of the device must be held at VDD or GND to ensure proper device operation.

## TIMING REQUIREMENTS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE

			PC1600-PC2700		PC3200		
Symbol	Parameter		Min.	Max.	Min.	Max.	Unit
CLOCK	Clock Frequency		_	200	_	220	MHz
tw	Pulse Duration, CLK, CLK HIGH or LOW		2.5	—	2.5	—	ns
<b>t</b> ACT	Differential Inputs Active Time <sup>(1)</sup>			22		22	ns
<b>t</b> INACT	Differential Inputs Inactive Time <sup>(2)</sup>		_	22	—	22	ns
tsu	Setup Time, Fast Slew Rate <sup>(3, 5)</sup>	Data Before CLK↑, CLK↓	0.65	—	0.65	—	ns
	Setup Time, Slow Slew Rate <sup>(4, 5)</sup>		0.75	—	0.75	—	ns
ħ	Hold Time, Fast Slew Rate <sup>(3,5)</sup>	Data Before CLK $\uparrow$ , CLK $\downarrow$	0.75	—	0.65	—	ns
	Hold Time, Slow Slew Rate <sup>(2,5)</sup>		0.9	_	0.8	_	ns

NOTES:

1. Data inputs must be low a minimum time of tACT max., after RESET is taken HIGH.

2. Data and clock inputs must be held at valid levels (not floating) a minimum time of tINACT max., after RESET is taken LOW.

3. For data signal input slew rate is  $\geq 1$ V/ns.


4. For data signal input slew rate is  $\ge 0.5$  V/ns and <1 V/ns.


5. CLK,  $\overline{\text{CLK}}$  signal input slew rates are  $\geq 1$ V/ns.

# SWITCHING CHARACTERISTICS OVER RECOMMENDED FREE-AIR OPERATING RANGE (UNLESS OTHERWISE NOTED)

		PC1600	-PC2700	PC3200		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
fMAX		200	—	220	—	MHz
<b>t</b> PDM	CLK and CLK to Q	1.1	2.6	1.1	2.4	ns
<b>t</b> PDMSS	CLK and CLK to Q (simultaneous switching)	—	2.9		2.68	ns
<b>t</b> PHL	RESET to Q	—	5		5	ns


# TEST CIRCUITS AND WAVEFORMS FOR PC1600 - PC2700, VDD = 2.5V ± 0.2V FOR PC3200, VDD = 2.6V ± 0.1V





### NOTES:

- 1. CL includes probe and jig capacitance.
- 2. IDD tested with clock and data inputs held at VDD or GND, and IO = 0mA.
- 3. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz, Zo = 50 $\Omega$ , input slew rate = 1 V/ns  $\pm 20\%$  (unless otherwise specified).
- 4. The outputs are measured one at a time with one transition per measurement.
- 5. VTT = VREF = VDDQ/2
- 6. VIH = VREF + 310mV (AC voltage levels) for differential inputs. VIH = VDD for LVCMOS input.
- 7. VIL = VREF 310mV (AC voltage levels) for differential inputs. VIL = GND for LVCMOS input.
- 8. tPDM is tPD with one output switching. tPDMss is tPD with all outputs switching.



### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.