

PCI EXPRESS™/JITTER ATTENUATOR

ICS874002-02

GENERAL DESCRIPTION



The ICS874002-02 is a high performance Differential-to-LVDS Jitter Attenuator designed for use in PCI Express™ systems. In some PCI Express™ systems, such as those found in desktop PCs, the PCl Express™ clocks are generated from

a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuator may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The ICS874002-02 has 2 PLL bandwidth modes: 2.2MHz and 3MHz. The 2.2MHz mode will provide maximum jitter attenuation, but with higher PLL tracking skew and spread spectrum modulation from the motherboard synthesizer may be attenuated. The 3MHz bandwidth provides the best tracking skew and will pass most spread profiles, but the jitter attenuation will not be as good as the lower bandwidth modes. The 874002-02 can be set for differential modes using the F_SELx pins as shown in Table 3C.

The ICS874002-02 uses IDT's 3rd Generation FemtoClock™ PLL technology to achieve the lowest possible phase noise. The device is packaged in a 20 Lead TSSOP package, making it ideal for use in space constrained applications such as PCI Express add-in cards.

FEATURES

- Two differential LVDS output pairs
- · One differential clock input
- CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Output frequency range: 98MHz 640MHz
- Input frequency range: 98MHz 128MHz
- VCO range: 490MHz 640MHz
- Cycle-to-cycle jitter: 50ps (maximum) design target
- 3.3V operating supply
- Two bandwidth modes allow the system designer to make jitter attenuation/tracking skew design trade-offs
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package


PLL BANDWIDTH (TYPICAL)

BW SEL


0 = PLL Bandwidth: 2.2MHz (default)

1 = PLL Bandwidth: 3MHz

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS874002-02 20-Lead TSSOP

6.5mm x 4.4mm x 0.925mm package body G Package

Top View

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 20	nQ0, Q0	Output		Differential output pair. LVDS interface levels.
2, 19	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.
3, 4	FB_OUT, nFB_OUT	Output		Differential feedback output pair. LVDS interface levels.
5	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs (Qx, FB_OUT) to go low and the inverted outputs (nQx, nFB_OUT) to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
6	BW_SEL	Input	Pulldown	PLL Bandwidth select input. LVCMOS/LVTTL interface levels. See Table 3B.
7	F_SEL1	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels. See Table 3C.
8	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
9	F_SEL0	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels. See Table 3C.
10	$V_{_{\mathrm{DD}}}$	Power		Core supply pin.
11	OE	Input	Pullup	Output enable pin. When HIGH, the outputs are active. When LOW, the outputs are in a high impedance state. LVCMOS/LVTTL interface levels. See Table 3A.
12	CLK	Input	Pulldown	Non-inverting differential clock input.
13	nCLK	Input	Pullup	Inverting differential clock input.
14	GND	Power		Power supply ground.
15	FB_IN	Input	Pulldown	Non-inverting differential feedback input.
16	nFB_IN	Input	Pullup	Inverting differential feedback input.
17, 18	nQ1, Q1	Output		Differential output pair. LVDS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		рF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

TABLE 3A. OUTPUT ENABLE FUNCTION TABLE

Input	Outputs					
OE	Q[0:1] / nQ[0:1]	FB_OUT/nFB_OUT				
0	High Impedance	Enabled				
1	Enabled	Enabled				

TABLE 3B. PLL BANDWIDTH CONTROL TABLE

Input	
BW_SEL	PLL Bandwidth
0	2.2MHz (default)
1	3MHz

TABLE 3C. F_SELX FUNCTION TABLE

Input Frequency		Inputs	Output Frequency	
(MHz)	F_SEL1	F_SEL0	Divider	(MHz)
100	0	0	5	100
100	0	1	4	125
100	1	0	2	250 (default)
100	1	1	1	500

ABSOLUTE MAXIMUM RATINGS

4.6V Supply Voltage, V_{DD}

-0.5V to $V_{DD} + 0.5 \text{ V}$ Inputs, V

Outputs, Vo -0.5V to $V_{DDO} + 0.5V$

Package Thermal Impedance, $\theta_{_{JA}}~86.7^{\circ}\text{C/W}$ (0 mps)

Storage Temperature, T_{STG} -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDA}	Analog Supply Voltage		V _{DD} - 0.10	3.3	V _{DD}	V
V _{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current			65		mA
I _{DDA}	Analog Supply Current			10		mA
I _{DDO}	Output Supply Current			60		mA

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDA} = V_{DDA} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input Lligh Voltage	F_SEL, OE, MR		2		V _{DD} + 0.3	٧
V _{IH}	Input High Voltage	BW_SEL		V _{DD} - 0.4			V
V	V _{IL} Input Low Voltage	F_SEL, OE, MR		-0.3		0.8	٧
V _{IL}		BW_SEL				V _{DD} + 0.4	٧
V _{IM}	Input Mid Voltage	BW_SEL		V _{DD} /2 - 0.1		V _{DD} /2 +0.1	V
		OE, F_SEL1	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I _{IH}	Input High Current	BW_SEL, F_SEL0, MR	$V_{DD} = V_{IN} = 3.465V$			150	μA
		OE, F_SEL1	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
I _{IL}	Input Low Current	BW_SEL, F_SEL0, MR	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA

Table 4C. Differential DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK, FB_IN	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
'ін		nCLK, nFB_IN	$V_{DD} = V_{IN} = 3.465V$	5			μΑ
	Input Low Current	CLK, FB_IN	$V_{DD} = V_{IN} = 3.465V$			150	μA
I _{IL}		nCLK, nFB_IN	$V_{DD} = V_{IN} = 3.465V$	-150			μΑ
V _{PP}	Peak-to-Peak Input Voltage			0.15		1.3	V
V _{CMR}	Common Mode Input Voltage; NOTE 1, 2			GND + 0.5		V _{DD} - 0.85	V

NOTE 1: Common mode voltage is defined as $V_{_{\rm IH}}$. NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK and FB_IN, nFB_IN is $V_{_{\rm DD}}$ + 0.3V.

Table 4D. LVDS DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage			420		mV
ΔV_{OD}	V _{OD} Magnitude Change			50		mV
V _{os}	Offset Voltage			1.35		V
ΔV_{os}	V _{os} Magnitude Change			50		mV

Table 5. AC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency		98		640	MHz
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 1				50	ps
tsk(o)	Output Skew; NOTE 2, 3					ps
tsk(Ø)	Static Phase Offset; NOTE 4					ps
t _R / t _F	Output Rise/Fall Time	20% to 80%		350		ps
odc	Output Duty Cycle			50		%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

Minimum and maximum values are design target specs.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 4: Defined as the time difference between the input reference clock and the average feedback input signal when the PLL is locked and the input reference frequency is stable.

PARAMETER MEASUREMENT INFORMATION







3.3V LVDS OUTPUT LOAD ACTEST CIRCUIT



DIFFERENTIAL INPUT LEVEL




OUTPUT SKEW




 $t(\emptyset)$ mean = Static Phase Offset


(where $t(\mathcal{O})$ is any random sample, and $t(\mathcal{O})$ mean is the average of the sampled cycles measured on controlled edges)

CYCLE-TO-CYCLE JITTER




OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD





OUTPUT RISE/FALL TIME

OFFSET VOLTAGE SETUP



DIFFERENTIAL OUTPUT VOLTAGE SETUP

APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS874002-02 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm DD},\,V_{\rm DDA},\,$ and $V_{\rm DDO}$ should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic $V_{\rm DD}$ pin and also shows that $V_{\rm DDA}$ requires that an additional 10Ω resistor along with a $10\mu\rm F$ bypass capacitor be connected to the $V_{\rm DDA}$ pin.




FIGURE 1. POWER SUPPLY FILTERING

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to

the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\tiny DD}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 3A to 3F show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the driver

component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY AN IDT OPEN EMITTER
HIPERCLOCKS LVHSTL DRIVER




FIGURE 3B. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 3E. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 3.3V HCSL DRIVER




FIGURE 3F. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 2.5V SSTL DRIVER

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

OUTPUTS:

LVCMOS CONTROL PINS

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

LVDS OUTPUTS

All unused LVDS output pairs can be either left floating or terminated with 100 Ω across. If they are left floating, there should be no trace attached.

3.3V LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 4. In a 100Ω differential transmission line environment, LVDS drivers require a matched load termination of 100Ω across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION

SCHEMATIC LAYOUT

Figure 5 shows an example of ICS874002-02 application schematic. In this example, the device is operated at $V_{pp} = 3.3V$.

The decoupling capacitors should be located as close as possible to the power pin. The input is driven by a 3.3V LVPECL driver.




FIGURE 5. ICS874002-02 SCHEMATIC LAYOUT

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS874002-02. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS874002-02 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{pp} = 3.3V + 5\% = 3.465V$, which gives worst case results.

- Power (core)_{MAX} = $V_{DD_MAX}^*$ ($I_{DD_MAX}^*$ + $I_{DDA_MAX}^*$) = 3.465V * (65mA + 10mA) = **259.9mW**
- Power (outputs)_{MAX} = V_{DDO_MAX} * I_{DDO_MAX} = 3.465V * 60mA = 207.9mW

Total Power
$$_{MAX}$$
 = 259.9mW + 207.9mW = 467.8mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{14} * Pd_{total} + T_{4}$

Tj = Junction Temperature

 θ_{A} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_a = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 86.7°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is: 70°C + 0.468W * 86.7°C/W = 110.6°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

Table 6. Thermal Resistance θ_{in} for 20-Lead TSSOP, Forced Convection

θ_ω by Velocity (Meters per Second)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 86.7°C/W 82.4°C/W 80.2°C/W

RELIABILITY INFORMATION

Table 7. $\theta_{_{JA}} \text{vs. Air Flow Table for 20 Lead TSSOP}$

$\theta_{_{JA}}$ by Velocity (Meters per Second)

Multi-Layer PCB, JEDEC Standard Test Boards

86.7°C/W

82.4°C/W

2.5 80.2°C/W

TRANSISTOR COUNT

The transistor count for ICS874002-02 is: 1608

PACKAGE OUTLINE AND DIMENSIONS

PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWIBOL	MIN	MAX
N	2	0
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	6.40	6.60
Е	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
874002AG-02LF	ICS74002A02L	20 Lead "Lead-Free" TSSOP	tube	0°C to 70°C
874002AG-02LFT	ICS74002A02L	20 Lead "Lead-Free" TSSOP	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.