FemtoClock® Crystal-to-LVDS Frequency Synthesizer w/Integrated Fanout Buffer

DATA SHEET

General Description

The ICS844246D is a Crystal-to-LVDS Clock Synthesizer/Fanout Buffer designed for Fibre Channel frequencies and Gigabit Ethernet applications. The output frequency can be set using the frequency select pins and a 25MHz crystal for Ethernet frequencies, or a 26.5625MHz crystal for a Fibre Channel. The low phase noise characteristics of the ICS844246D make it an ideal clock for these demanding applications.


Features

- Six LVDS output pairs
- Crystal oscillator interface
- Output frequency range: 50MHz to 333.333MHz
- Crystal input frequency range: 25MHz to 33.333MHz
- RMS phase jitter @ 125MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.416ps (typical)
- Full 3.3V or mixed 3.3V core, 2.5V output supply modes
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package


Select Function Table

	Inputs			Function	1
FB_SEL	N_SEL1	N_SEL0	M Divide	N Divide	M/N
0	0	0	20	2	10
0	0	1	20	4	5
0	1	0	20	5	4
0	1	1	20	8	2.5 (default)
1	0	0	24	3	8
1	0	1	24	4	6
1	1	0	24	6	4
1	1	1	24	12	2

Block Diagram



Pin Assignment



ICS844246D

24-Lead TSSOP, E-Pad 4.4mm x 7.8mm x 0.925mm package body G Package Top View



Table 1. Pin Descriptions

Number	Name	Т	ype	Description
1, 2	V_{DDO}	Power		Output supply pins.
3, 4	nQ2, Q2	Output		Differential output pair. LVDS interface levels.
5, 6	nQ1, Q1	Output		Differential output pair. LVDS interface levels.
7, 8	nQ0, Q0	Output		Differential output pair. LVDS interface levels.
9	PLL_BYPASS	Input	Pullup	Selects between the PLL and crystal inputs as the input to the dividers. When LOW, selects PLL. When HIGH, bypasses the PLL. LVCMOS / LVTTL interface levels.
10	V_{DDA}	Power		Analog supply pin.
11	V_{DD}	Power		Core supply pin.
12	FB_SEL	Input	Pulldown	Feedback frequency select pin. LVCMOS/LVTTL interface levels.
13 14	XTAL_IN, XTAL_OUT	Input		Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
15, 18	N_SEL0, N_SEL1	Input	Pullup	Output frequency select pin. LVCMOS/LVTTL interface levels.
16, 17	GND	Power		Power supply ground.
19, 20	nQ5, Q5	Output		Differential output pair. LVDS interface levels.
21, 22	nQ4, Q4	Output		Differential output pair. LVDS interface levels.
23, 24	nQ3, Q3	Output		Differential output pair. LVDS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ



Function Tables

Table 3. Crystal Function Table

	Inputs	}			Function		
XTAL (MHz)	FB_SEL	N_SEL1	N_SEL0	М	VCO (MHz)	N	Output Frequency (MHz)
25	0	0	0	20	500	2	250
25	0	0	1	20	500	4	125
25	0	1	0	20	500	5	100
25	0	1	1	20	500	8	62.5
25	1	0	0	24	600	3	200
25	1	0	1	24	600	4	150
25	1	1	0	24	600	6	100
25	1	1	1	24	600	12	50
26.5625	0	1	0	20	531.25	5	106.25
26.5625	1	0	0	24	637.5	3	212.5
26.5625	1	0	1	24	637.5	4	159.375
26.5625	1	1	0	24	637.5	6	106.25
26.5625	1	1	1	24	637.5	12	53.125
30	0	0	0	20	600	2	300
30	0	0	1	20	600	4	150
30	0	1	0	20	600	5	120
30	0	1	1	20	600	8	75
31.25	0	0	0	20	625	2	312.5
31.25	0	0	1	20	625	4	156.25
31.25	0	1	0	20	625	5	125
31.25	0	1	1	20	625	8	78.125
33.3333	0	0	0	20	666.6667	2	333.3333
33.3333	0	0	1	20	666.6667	4	166.6667
33.3333	0	1	0	20	666.6667	5	133.3333
33.3333	0	1	1	20	666.6667	8	83.3333



Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{DD}	4.6V
Inputs, V _I XTAL_IN Other Inputs	0V to V _{DD} -0.5V to V _{DD} + 0.5V
Outputs, I _O (LVDS) Continuos Current Surge Current	10mA 15mA
Package Thermal Impedance, θ _{JA}	32.1°C/W (0 mps)
Storage Temperature, T _{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 4A. LVDS Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3 V \pm 5\%$, $T_A = 0$ °C to 70°C

	T	, 55 550				
Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		V _{DD} - 0.10	3.3	V _{DD}	V
V_{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I_{DD}	Power Supply Current				170	mA
I _{DDA}	Analog Supply Current				10	mA
I _{DDO}	Output Supply Current				100	mA

Table 4B. LVDS Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		V _{DD} – 0.10	3.3	V _{DD}	V
V_{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				165	mA
I _{DDA}	Analog Supply Current				10	mA
I _{DDO}	Output Supply Current				98	mA



 $\textbf{Table 4C. LVCMOS/LVTTL DC Characteristics, } V_{DD} = 3.3V \pm 5\% \quad V_{DDO} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%, \ T_{A} = 0^{\circ}\text{C to } 70^{\circ}\text{C}$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Volta	ge	$V_{DD} = 3.465V$	2		V _{DD} + 0.3	٧
V _{IL}	Input Low Voltage		V _{DD} = 3.465V	-0.3		0.8	V
Input High Curren	•	N_SEL[0:1], PLL_BYPASS	V _{DD} = V _{IN} = 3.465V or 2.625V			5	μΑ
	High Current	FB_SEL	V _{DD} = V _{IN} = 3.465V or 2.625V			150	μA
I _{IL}	Input Low Current	N_SEL[0:1], PLL_BYPASS	V _{DD} = 3.465V or 2.625V, V _{IN} = 0V	-150			μΑ
	Low Current	FB_SEL	V _{DD} = 3.465V or 2.625V, V _{IN} = 0V	-5			μA

Table 4D. LVDS DC Characteristics, $V_{DD} = V_{DDO} = 3.3 V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		247		454	mV
ΔV_{OD}	V _{OD} Magnitude Change				100	mV
V _{OS}	Offset Voltage		1.10		1.50	V
ΔV _{OS}	V _{OS} Magnitude Change				120	mV

Table 4E. LVDS DC Characteristics, V_{DD} = 3.3V \pm 5%, V_{DDO} = 2.5V \pm 5%, T_A = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		247		454	mV
ΔV_{OD}	V _{OD} Magnitude Change				100	mV
V _{OS}	Offset Voltage		1.10		1.50	V
ΔV_{OS}	V _{OS} Magnitude Change				120	mV

Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamenta	al	
Frequency		25		33.333	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pF parallel resonant crystal.



AC Electrical Characteristics

Table 6A. LVDS AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		PLL_BYPASS = 0	50		333.33	MHz
f _{OUT}	Output Frequency	25MHz crystal, PLL_BYPASS = 1 (default)		3.125		MHz
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 1	125MHz, Integration Range: 1.875MHz – 20MHz		0.416	0.56	ps
tsk(o)	Output Skew; NOTE 2, 3				45	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	220		380	ps
odc	Output Duty Cycle		45		55	%
t _{LOCK}	PLL Lock Time				25	ms

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: See Phase Noise Plot.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential crossing points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 6B. LVDS AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		PLL_BYPASS = 0	50		333.33	MHz
f _{ОИТ}	Output Frequency	25MHz crystal, PLL_BYPASS = 1 (default)		3.125		MHz
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 1	125MHz, Integration Range: 1.875MHz – 20MHz		0.416	0.56	ps
tsk(o)	Output Skew; NOTE 2, 3				45	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	220		380	ps
odc	Output Duty Cycle		45		55	%
t _{LOCK}	PLL Lock Time				25	ms

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


NOTE 1: See Phase Noise Plot.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential crossing points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.




Typical Phase Noise at 125MHz




Offset Frequency (Hz)




Parameter Measurement Information




3.3V Core/3.3V LVDS Output Load AC Test Circuit




Output Skew




Output Rise/Fall Time



3.3V Core/2.5V LVDS Output Load AC Test Circuit




Output Duty Cycle/Pulse Width/Period




RMS Phase Jitter



Parameter Measurement Information, continued



Differential Output Voltage Setup



Offset Voltage Setup

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

Outputs:

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, there should be no trace attached.



Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/nS. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure 1A shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and changing R2 to 50Ω . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure 1B shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and quaranteed by using a quartz crystal as the input.




Figure 1A. General Diagram for LVCMOS Driver to XTAL Input Interface





Figure 1B. General Diagram for LVPECL Driver to XTAL Input Interface



LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90Ω and 132Ω . The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100Ω parallel resistor at the receiver and a 100Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 2A* can be used with either type of output structure. *Figure 2B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.



LVDS Termination



EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 3*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 3. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)



Schematic Layout

Figure 4 shows an example of ICS844246D schematic. In this example, the device is operated at $V_{DD} = V_{DDO} = 3.3V$. An 18pF parallel resonant 25MHz to 33.33MHz crystal is used. The load capacitance C1 = 22pF and C2 = 22pF are recommended for frequency accuracy. Depending on the parasitic of the printed circuit board layout, these values might require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. This will require adjusting C1 and C2.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS844246D provides separate power supplies to isolate noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1uf capacitor in each power pin filter should be placed on the device side of the PCB and the other components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10 kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set.




Figure 4. ICS844246D Application Schematic



Power Considerations

This section provides information on power dissipation and junction temperature for the ICS844246D. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS844246D is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{DD\ MAX}$ * ($I_{DD\ MAX}$ + $I_{DDA\ MAX}$) = 3.465V * (170mA + 10mA) = **623.7mW**
- Power (outputs)_{MAX} = $V_{DDO_MAX}^* I_{DDO_MAX} = 3.465V * 100mA = 346.5mW$

Total Power_MAX = 623.7 mW + 346.5 mW = 970.2 mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 32.1°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.970\text{W} * 32.1^{\circ}\text{C/W} = 101.14^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance θ_{JA} for 24 Lead TSSOP, E-Pad Forced Convection

$\theta_{\sf JA}$ by Velocity				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	32.1°C/W	25.5°C/W	24.0°C/W	



Reliability Information

Table 8. θ_{JA} vs. Air Flow Table for a 24 Lead TSSOP, E-Pad

θ_{JA} vs. Air Flow				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	32.1°C/W	25.5°C/W	24.0°C/W	


Transistor Count


The transistor count for ICS844246D is: 3887



Package Outline and Package Dimensions

Package Outline - G Suffix for 24 Lead TSSOP, E-Pad






H/3


P1 13 EXPOSED PAD VIEW

Table 9. Package Dimensions for 24 Lead TSSOP, E-Pad


All Dimensions in Millimeters					
Symbol	Minimum	Nominal	Maximum		
N	24				
Α			1.10		
A1	0.05		0.15		
A2	0.85	0.90	0.95		
b	0.19		0.30		
b1	0.19	0.22	0.25		
С	0.09		0.20		
c1	0.09	0.127	0.16		
D	7.70		7.90		
E	6.40 Basic				
E1	4.30	4.40	4.50		
е	0.65 Basic				
L	0.50	0.60	0.70		
Р	5.0		5.5		
P1	3.0		3.2		
α	0°		8°		
ααα	0.076				
bbb	0.10				


Reference Document: JEDEC Publication 95, MO-153






DDD LEAD SIDES TOPVIEW







END VIEW



Ordering Information

Table 10. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
844246DGLF	ICS844246DGLF	"Lead-Free" 24 Lead TSSOP, E-Pad	Tube	0°C to 70°C
844246DGLFT	ICS844246DGLF	"Lead-Free" 24 Lead TSSOP, E-Pad	2500 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.