

User Manual

DA9070 / DA9073 Demo Board User Guide

UM-PM-035



Abstract

This guide describes the basic setup and operation of the DA9070 and DA9073 Demo Board. The DA9070 / 73 is a highly integrated ultra-low IQ PMIC providing battery charging, buck and boost regulators, 3 LDOs, and power path management. The DA9070 includes analog battery monitoring to support an external fuel gauge. The Demo Board is a flexible platform designed for evaluation of all the PMIC's functions and features. The DA9070/73 can be configured through I2C with SmartCanvas GUI software and the included USB hardware interface, also described in this document.

UM-PM-035





Confidential

Contents

| UM | -PM-0 | 35 1 | |
|-----------------------|---|---|-------|
| Ab | stract | | |
| Co | ntents | | |
| Fig | ures | |) |
| Tal | oles | | 5 |
| 1 | Refer | ences | ; |
| 2 | Jump | er Configuration | ŀ |
| 3 | Input | Power Connections | ; |
| | 3.1 | J1: Battery Connections | ; |
| | 3.2 | J10 or J14-15: VDD_PWR | , |
| | 3.3 | J43, J44, and J45: LDO Inputs7 | , |
| | 3.4 | J30, TP31, and TP32: VDD Boost | , |
| | 3.5 | J17 and J20: VDD Buck | , |
| 4 | Outp | ut Power Connections | , |
| ~ | I2C In | | |
| Ð | | errace and vDDIO selection | |
| 5 6 | GUI | 10 | 1 |
| 5 6 | GUI 6.1 | MAIN SCREEN 9 |) |
| 5 6 | GUI 6.1 6.2 | MAIN SCREEN |))) |
| 6 | GUI 6.1 6.2 6.3 | MAIN SCREEN 10 Table View 10 10 10 10 10 10 10 10 10 |) |
| 6 | GUI 6.1 6.2 6.3 6.4 | MAIN SCREEN 10 Table View 10 GPIO CONTROL 11 SEARCH 12 | |
| 5 | GUI 6.1 6.2 6.3 6.4 6.5 | MAIN SCREEN 10 Table View 10 GPIO CONTROL 11 SEARCH 12 GUI Settings 12 | |
| 5 6 7 | GUI 6.1 6.2 6.3 6.4 6.5 Powe | Image: Selection 9 MAIN SCREEN 10 Table View 10 GPIO CONTROL 11 SEARCH 12 GUI Settings 12 ring Up 13 | |
| 5 6 7 8 | GUI 6.1 6.2 6.3 6.4 6.5 Powe Other | 10 MAIN SCREEN 10 Table View 10 GPIO CONTROL 11 SEARCH 12 GUI Settings 12 ring Up 13 Features | |
| 5 6 7 8 | GUI 6.1 6.2 6.3 6.4 6.5 Powe 8.1 | 10 MAIN SCREEN 10 Table View 10 GPIO CONTROL 11 SEARCH 12 GUI Settings 12 ring Up 13 Pushbutton Reset | |
| 5 6 7 8 | GUI 6.1 6.2 6.3 6.4 6.5 Powe 0thei 8.1 8.2 | Image: Sys_FLT and PWR_FLT. 10 10 10 10 10 10 10 10 10 11 10 11 11 11 11 11 11 11 11 12 11 13 12 14 12 15 13 16 13 17 13 | |
| 5 6 7 8 9 | GUI 6.1 6.2 6.3 6.4 6.5 Powe 8.1 8.2 Batte | 10 MAIN SCREEN 10 Table View 10 GPIO CONTROL 11 SEARCH 12 GUI Settings 13 Features 13 Status Flags: SYS_FLT and PWR_FLT 13 ry Monitor Features: DA9070 only | |
| 5 6 7 8 9 | GUI 6.1 6.2 6.3 6.4 6.5 Powe 0thei 8.1 8.2 Batte 9.1 | Image: section Image: | |
| 5 6 7 8 9 | GUI 6.1 6.2 6.3 6.4 6.5 Powe 8.1 8.2 Batte 9.1 9.2 | Image: section Image: | |

Figures

| Figure 1: Typical Jumper Positions and Connection Points | 4 |
|--|----|
| Figure 2: USB-I2C Module and VDDIO Connection | 9 |
| Figure 3: GUI Main Screen | 10 |
| Figure 4: Table View | 11 |
| Figure 5: GPIO Window | 11 |
| Figure 6: Search Window | 12 |

User Manual



Confidential

Tables

| Table 1: Headers and Connectors | 5 |
|--|---|
| Table 2: Test Points | 6 |
| Table 3: Typical Current and Voltage Ratings | 8 |

1 References

- [1] DA9070 or DA9073 Datasheet
- [2] Schematic: DA9070_73_Demo_SCH.pdf
- [3] PCB Layout: 320-30-A_Demo_PCB.pdf
- [4] Bill of Materials: 320-30-A_Demo_BOM.xlsx



Confidential

2 Jumper Configuration



Confidential

RENESAS

| Designator | PCB Label | Function | Comment |
|------------|------------------------------------|-----------------------------------|---|
| J1 | VBAT | Battery Connection | S+ must be connected by jumper to +. NTC connection is optional |
| J2 | IBAT | Battery input current | Jumper must be installed at pins 2 to 3 |
| J5 | I_MON | IMON signal | Battery discharge current monitor |
| J7 | VBAT_DIV | VBAT_DIV signal | |
| J10 | - | USB mini VDD_PWR input | USB power only |
| J11 | VDD_PWR | VDD_PWR input | |
| J14 | VDD_PWR | VDD_PWR positive input | banana jack |
| J15 | PGND | VDD_PWR negative input | banana jack |
| J17 | VDD_SYS | VDD_SYS load point | |
| J20 | VDD_BUCK | BUCK input voltage sense | |
| J21 | VO_BUCK | BUCK output voltage | 2-pin |
| J22 | PGND | BUCK output ground | 2-pin |
| J30 | VDD_SYS / VDD_BST | BOOST input voltage connection | |
| J31 | VO_BOOST | BOOST output voltage | 2-pin |
| J32 | PGND | Boost output ground | 2-pin |
| J40 | VLDO0 | LDO_0 output voltage | |
| J41 | VLDO1 | LDO_1 output voltage | |
| J42 | VLDO2 | LDO_2 output voltage | |
| J43 | VO_BUCK / VDD_LDO0 / VDD_SYS | LDO_0 input select | Install at either VDD_SYS or VO_BUCK if LDO is used |
| J44 | VO_BUCK / VDD_LDO1 / VDD_SYS | LDO_1 input select | Install at either VDD_SYS or VO_BUCK if LDO is used |
| J45 | VO_BUCK / VDD_LDO2 / VDD_SYS | LDO_2 input select | Install at either VDD_SYS or VO_BUCK if LDO is used |
| J50 | USB / I2C | USB/I2C module connector | |
| J51 | VDDIO Select | VDDIO source select | Typically install jumper at Buck |
| J52 | | I/O sense points | MODE, ROUT_N, RIN_N, WD, SYS_FLT, PWR_FLT, AGND |
| J53 | MODE | Connects MODE to I2C module | Allows GUI to control MODE pin |

Table 1: Headers and Connectors

User Manual

Confidential

KENESAS

| Designator | PCB Label | Function | Comment |
|--------------|------------|---------------------------------------|--|
| ТР3 | TMP_SNS | Monitor battery temp sense voltage | |
| TP20, 21, 30 | PGND | | |
| TP31 | VDD_BST | Optional Boost input voltage | |
| TP32 | PGND (BST) | Optional Boost input ground | |
| TP50 | MODE | Sense point | |
| TP51 | VDDIO | Sense point | Can be used to connect external VDDIO supply |
| TP52 | RIN_N | Sense point | |
| TP56 | PWR_FLT | Sense point | |
| TP57 | SYS_FLT | Sense point | |
| TP60, 61 | AGND | | |
| JMP1 | GND | | |

Table 2: Test Points

3 Input Power Connections

The DA9070 / DA9073 requires 2 power connections: a battery at VBAT and a charging source at VDD_PWR (typically USB power).

EQUIPMENT NOTE

The battery connection will both sink and source current. Therefore, the supply connected to VBAT must be able to sink current. A battery emulator, source meter, bi-polar supply, battery, or similar must be used. Standard bench power supplies that cannot sink current should not be used as the VBAT supply.

If a current meter is used at J2 to monitor battery current, the meter's impedance will lower the input voltage at the DA9070 / 73 during discharging. This voltage drop should be considered during testing. A current meter will also affect the sensed battery voltage during charging. Sensed voltage is critical during charging, and therefore it is not recommended to use a series current meter.

3.1 J1: Battery Connections

The battery connects to the '+' and '-' pins at header J1. The S+ pin of J1 connects to the VBAT_SNS pin of the DA9070 / 73. This sense pin must be connected either by a jumper to '+' or directly to the battery '+' terminal.

The TMP_S pin of J1 connect to the TEMP_SNS pin of the IC, as well as the temp sense voltage divider (R1 and R2). If the battery pack includes an NTC, it should be connected to J1 here. Test pin TP3 can be used as a sense point. If there is no NTC, disable the temp sense function by register control or connect a 10k ohm resistor from TMP_SNS to ground to mimic an NTC in nominal temperature range.

The J2 header can be used for battery current sensing. A jumper must be installed between pins 2 and 3, or replaced with a current meter.

User Manual

3.2 J10 or J14-15: VDD_PWR

The VDD_PWR supply can connect to either the J14/J15 banana jacks, or through the J10 mini-USB connector. Header J11 can be used as an input voltage sense point.

3.3 J43, J44, and J45: LDO Inputs

These three headers allow the input supply to each LDO to be selected as either VDD_SYS or the Buck output voltage. If an LDO is not used, this header can be left open.

3.4 J30, TP31, and TP32: VDD Boost

The boost input supply, VDD_BST, is typically taken from VDD_SYS and connected at header J30. Because the boost may require high input currents, 2 parallel jumpers are used to connect VDD_SYS to VDD_BST.

An external supply may also be used for VDD_BST by removing the J30 jumpers and connecting directly to VDD_BST and PGND at TP31 and TP32.

3.5 J17 and J20: VDD Buck

The Buck regulator takes its input directly from VDD_SYS. The input to the Buck, VDD_BUCK, can be monitored at header J20 which is kelvin connected close to the buck input caps.

4 **Output Power Connections**

The following headers are used for output voltage connections:

- J21: Buck Positive Output and Sense
- J22: Buck Ground Output and Sense
- J31: Boost Positive Output and Sense
- J32: Boost Ground Output and Sense

The Buck and Boost headers are each 2-pins, allowing one pair to be used for load and the other for sense.

• J40 – J42: LDO Outputs

LDO outputs are 2-pin headers and marked + and -.

• J17: VDD_SYS

VDD_SYS is the same net as VDD_BUCK and is an intermediate voltage rail which can be used as an output.

A system load can be connected to VDD_SYS at header J17. The voltage at VDD_SYS is not regulated, but will track to the higher of VBAT or VDD_PWR.

UM-PM-035

DA9070 / DA9073 Demo Board User Guide

Confidential

| Power Input / Output Maximum Current | | Voltage Range | Note |
|--------------------------------------|------------------|----------------------|-----------------------|
| VDD_PWR | Up to 600 mA | 3.6 to 5.5 V | Operating range |
| VDD_PWR | - | 5.5 to 20 V | Input disabled in OVP |
| VBAT | Up to 500 mA | 0 to 4.65 V | Charging |
| VBAT | 0.55 A to 1.75 A | 2.8 to 4.65 V | Discharging |
| BUCK | 300 mA | 0.6 to 2.1 V output | |
| BOOST | 300 mA | At 5 V output | At minimum input |
| BOOST | 125 mA | At 12 V output | voltage: 2.8V |
| LDO_0 | 150 mA | 0.8 to 3.15 V output | |
| LDO_1 | 150 mA | 0.8 to 3.3 V output | |
| LDO_2 | 150 mA | 0.8 to 3.3 V output | |

Table 3: Typical Current and Voltage Ratings

User Manual

Confidential

RENESAS

5 I²C Interface and VDDIO selection

Before using the provided USB-I2C module, the VDDIO source must be first selected.

The VDDIO voltage must be lower than VBAT or VDD_PWR and is best supplied by the Buck output or an LDO output. The Buck output is recommended as it is enabled by default at power up (although that can be changed by OTP configuration).

Install the J51 jumper in the BUCK position and connect the USB-I2C module to the 10-pin header, J50 as shown in Figure 2. There are 2 USB-I2C module versions, both connect with the same orientation, pcb number 162-09-xx facing up as shown in Figure 2.

Figure 2: USB-I2C Module and VDDIO Connection

The I2C module must be connected to the host PC by USB cable. This provides both power and host communication to the module, regardless of the VDDIO supply.

When power is applied to VBAT or VDD_PWR, the Buck output will startup, powering VDDIO and allowing the GUI to communicate with the DA9070 or DA9073.

The USB-I2C module includes the following signals:

- SDA
- SCL
- MODE output (if J53 is installed)
- WD output
- PWR_FLT input
- SYS_FLT input

UM-PM-035

DA9070 / DA9073 Demo Board User Guide

RENESAS

6 GUI

The GUI allows read/write access to all DA9070 and DA9073 registers and includes several useful features.

6.1 MAIN SCREEN

| S DA9070 | - 🗆 × |
|--|--|
| rile Options Tools Search View Help | Control |
| Tror STITU: OUNDOR 00.000MIRL MISC 7285.Wee | Smart canvas |
| E SYS_255_9 SYS_25 | Res (0 Res (0 Res (0) Res (0) Res (0) Res (0) Consurcation Consurvation Consur |
| Stats X Poly | × |
| | |
| Dots Proc. Status Proc. Proc. <th< td=""><td></td></th<> | |

Figure 3: GUI Main Screen

The DA9070 or DA9073 GUI main screen is shown when the GUI is started. There are five tabs at the top: SYSTEM, CHARGER, BBL CONTROL (buck, boost, LDO), MISC, and Table View.

Registers can be written to directly from each of the tabs in this screen.

On the right side is the Control window. In normal operation, both the USB and Bus Communication (I2C) lights should be green.

If polling is enabled in this window, all register data will be automatically updated. This does not include interrupt (IRQ) event registers. To read the event registers, click on the Read Event button. All interrupts which have occurred since the previous READ will be high, showing all historical events. Reading the event registers a second time will READ-CLEAR any events which are no longer valid.

To update all register status without using polling, click "Read all registers".

At the lower right is the Register Info window. Hovering over any register box in the main screen will display a description and register settings in this box.

6.2 Table View

The Table View tab shows the register map, which has a similar appearance to the map in the datasheet. Registers can be directly written to the Data column on the left.

User Manual

ST 049070

DA9070 / DA9073 Demo Board User Guide

Confidential

| | Data | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|--|--|---|-------------------------|-------------------------|-----------------------------|-------------------------|----------------------------|------------------------------------|--|---|
| D: SYS_SYS_0 | 0x04 | INIT_REGS_[7]: 0x00 | | | unused | | | HZ_MODE_[1]: 0x00 | EN_SHIPMODE_[0]: 0x00 | |
| SYS_BAT_0 | 0x14 | - | unused | | VBAT_DIV_RATIO_[4]: 0x01 | unused | | BUVLO_[0]: 0x04 | | |
| F: SYS_BAT_1 | 0x00 | - | snused | | TS_TRIG_[4] 0x00 | ur. | used | IDISCHG_MON_EN_[1] 0x00 | VEATDIV_EN_[0] 0x00 | |
| D: SYS_RIN_N_0 | 0x66 | RIN_N_PE | R_R\$T_[6]: 01 | RIN_N_PER_WAKE2 | RIN_N_PER_WAKE1 | RIN_N_RST | ROUT_EN_[2]: x01 | RIN_N_RS 0 | IT_REC_[0]: (02 | |
| SYS_STS_OUT_0 | 0x01 | | unused | | PWR_FLT_MODE_[4]: 0x00 | | unused | | SYS_FLT_MODE_[0]: 0x01 | |
| E SYS_PWR_CYC_0 | 0x91 | PWR_CYC_V | ANT_PER_[6]: 02 | PWR_CY | C_PER_[4]: | unused | PWR_CYC_FRC_[2]: 0x00 | PWR_CYC_MODE_[1]: 0x00 | PWR_CYC_EN_[0]: 0x01 | |
| SYS_PWR_CYC_1 | 0x6A | unused | BUCK_UVP_PWR_C | unused | BUCK_OCP_PWR_C | | srused | | BTS_PWR_CYC_EN | |
| t: SYS_WD_0 | 0x10 | WD_RST_REGS_EN | WD_ROUT_EN_[8]: 0x00 | WD_TM | R_PER_[4]: | WD_CL | R_SEL_[2]: x00 | WD_I O | EN_[0]: #00 | |
| 5: SYS_12C_0 | 0x00 | | | unused | | | 12C_RDCLR_DIS_[2]: 0x00 | I2C_RST_TMR_EN_[1] 0x00 | 12C_HIZ_EN_[0]: 0x00 | |
| 0: CHG_CHG_0 | 0x00 | | sed | IPRETER | M_REXT_[4]: w00 | ICH6 | MAX_[2]: | RMEAS_EN_[1]: 0x00 | CE_N_[0]; 0x00 | |
| 1: CHG_CHG_1 | 0x19 | unused | TE_TS_COOL_[6]: 0x00 | TE_TS_WARM_[5]: 0x00 | TE_[4]: 0x01 | TMRX2_EN_[3]: 0x01 | unused | TMS | R_[0]: #01 | |
| CHG_ICHG_0 | 0x-48 | unused | | | | ICHG_[0]: 0x48 | | - | | |
| 3: CHG_IPRETERM_0 | 0x49 | - Unused | | | | IPRETERM_[0]: 0x45 | | | | |
| 4: CHG_VBREG_0 | 0x3C | unused | | | | VBCHG_[0]: 0x3C | | | | |
| 5: CHG_VBPRECHG_0 | 0x04 | · · · | unused | | VBPRECHG_COMP | unused | | VBPRECHG_[0]: 0x04 | | |
| 6: CHG_BAT_TS_0 | 0x00 | | sed | TS_DISCHG_MODE | unused | TS_WARM_EN_[3]: 9x00 | TS_OFF_MODE_[2]: 0x00 | TS_EN_DISCHG_[1]: 0x00 | TS_EN_CHG_[0): 0x00 | |
| | | | | | | | | | | |
| | | | Stat | US | | | | × | | Info |
| tog | | | | | | | | Register | r Info | Californi (1) |
| Clear | Mark | Save to file | Filter | (reg expr): | | Log les | vel: (Info | Bitfield: F Register: | RIN_N_RST_REC_[0] : SYS_RIN_N_0 (0x10) | |
| 06-20, 17:31:58 UNFO 4 06-20, 17:32:01 [INFO] R | o registers took U.I rading all registers | J's seconds | | | | 1000 | | Bits: 1:0 Access: P Default: | Read/Write Enter Hi-Z mode after R | IN N reset timer hit (0x2) |
| 06-20, 17:32:01 [INFO] 40 06-20, 17:32:01 [INFO] R | eading all registers | 06 seconds | | | | | | Current | Value: Enter Hi-Z mode a | after RIN_N reset timer hit = 2 (0x2 or 0b10) |
| -06-20, 17:32:01 [INFO] 4 -06-20, 17:32:02 [INFO] R | 5 registers took 0.0 rading all registers | 05 seconds | | | | | | Description | on: | |
| 06-20, 17:32:02 [INFO] 4 06-20, 17:32:03 [INFO] R | registers took 0.0 | 05 seconds us/Fault registers | | | | | | Reset tin | ner Hi-Z / ship mode tran | nsition control |
| 06-20, 17:32:02 [INFO] 4 06-20, 17:32:03 [INFO] R 06-20, 17:32:03 [INFO] R | ading Event/Stati ad_register(bus=i | 05 seconds us/Fault registers 2c, slave=0xd0, address=0 | 1x0002, cnt=6) = [11] | 3, 2, 0, 0, 0, 96] | | | | Reset tin 0: Reset 1: Enter | ner Hi-Z / ship mode tran timer is not used for bo ship mode after RIN_N | isition control th reset timer hit |
| The state of the s | | | Fran | | | | | - 010B | | and a second state |

Figure 4: Table View

6.3 GPIO CONTROL

| | | 💽 USB IO Control | | | | | | | | | - | . 🗆 | × |
|--------|---|---|--|---|---|---|---|---------------------------------|--|-------------|-------------------------|---|--|
| DA9070 | ns Tools Search ings Ctrl+S | Read SAM3U pins Res Read Continuous Polling Watchdog Enabled (25) View Help | et USBIO States d Current Status Pol Indicator seconds | | Port A USBIO PA14 PA15 PA16 | DEVICE PIN MODE PWR_FLT WD | 10 Hode Output: PushPull v Imput: Hgh-Z v Output: PushPull v | IO State High High Low | Port B USBIO DI PBO SY | EVICE PIN S | 10 Mode Input: Hgh-Z | 10 | High |
| SYSTEM | CHARGER BBL CO | ONTROL MISC Tai | ble View | | | | | | | | | | |
| System | System SYS_STS_0 STS_MODE STS_PWR_CYC STS_PWR_CYC STS_CHG STS_BUCK STS_BUCK STS_BOOST | Low Low Fault v High Low | SYS_ISR_0 ISR_VDD_PWR_OVP ISR_VDD_PWR_UV ISR_VDD_PWR_UV ISR_VDD_PWR_DPM ISR_VDD_PWR_ULM ISR_VDD_SYS_UV.0 | Low High Low Low Low Low | | SYS_ISR_1 ISR_VBAT_UVL ISR_VBAT_DPF ISR_VBAT_OO ISR_VBAT_OOL ISR_TS_COLD ISR_TS_COLD ISR_TS_COLD | O Low M Low P Low DRT Low Low Low | | ISR_2 SLP SRECHG CHG_DONE RECHG_STAR1 CHG_TMR | | | SYS_ISR_: ISR_BUCK_ ISR_BUCK_ ISR_BUCK_ ISR_BOOST ISR_BOOST ISR_BOOST | 3 _OC _OV _UVI T_S T_C T_U |

Figure 5: GPIO Window

To open the GPIO control window, select:

Options→SAM3U

This window allows you to control or monitor five functions via GPIO: MODE, PWR_FLT, SYS_FLT, and WD.

Each I/O can be configured as an input or output using the IO Mode pulldown menus. It is recommended to configure MODE and WD as push-pull outputs. The SYS_FLT and PWR_FLT signals should be configured as High-Z inputs.

To continuously read the status of the inputs, check Continuous Polling. Otherwise the state will not be updated automatically, but can be manually updated using the Read Current Status button.

| User Manual |
|-------------|
|-------------|

RENESAS

• Watchdog (WD)

When enabled, the WD GPIO will send periodic watchdog pulses to the WD pin. The WD period is selectable via the pulldown menu.

• MODE

The MODE pin is used to enable/disable charging when VDD_PWR is plugged in. When the DA9070 / 73 is battery powered (VDD_PWR not plugged in), the MODE pin controls entry and exit from Hi-Z mode. Because MODE is edge triggered, the pin (or GUI button) may have to be toggled to exit Hi-Z mode after VDD_PWR is unplugged. In Hi-Z mode, I2C communication will be disabled. However the GPIO window and MODE pin control is still active and can be used to exit Hi-Z mode.

• SYS_FLT and PWR_FLT

These pins are open drain status flags which can be read through the GUI. In the default configuration, SYS_FLT will show the charging status and PWR_FLT will show the status of VDD_PWR.

6.4 SEARCH

| ARGER BBL CONTROL MISC 1 | able View | | UVLO Find Register O Controls All Text | 1 SYS_ISR_0 0x0003 2 SYS_ISR_1 0x0004 |
|--|---|---|--|--|
| vstem 'SSTS_0 IS_MODE High IS_PVR_CYC Low IS_CHG Fault v | SYS_ISR_0 ISR_VOD_PWR_OVP Low ISR_VOD_PWR_UN | SY5_ISR_1 ISR_VBAT_UNLO Low ISR_VBAT_DPPM Low ISR_VBAT_OOP Low | Search Address Ox Find Results Prev Next | 3 SYS ISR 3 04006 4 SYS ISR 0 04008 5 SYS IMR 0 04008 6 SYS IMR 3 04008 7 SYS BAT_0 04000 1 SYS BAT_0 04000 |
| rs_BUOK | ISR_VDD_PWR_DPM Low ISR_VDD_PWR_JLIM Low ISR_VDD_SYS_UNLO Low | ISR_VBAT_SHORT Low ISR_TS_COL Low ISR_TS_COOL Low ISR_TS_VARM Low ISR_TS_HOT Low | ISR_REOK_START Low ISR_CH6_TMR Low ISR_TS_OFF Low | ISR_BOOST_OVP Low ISR_BOOST_UNC Low |
| UZ [bv71] | Invois Exclose SYS_JING, ONF Low JINE, VOD, VAR, DAF Low JINE, VOD, STS, JAKO Low | UNN Exc0 F SYS_HR_1 Low Exc Exc </td <td>SYS_INR_2 Codd P DRC_SAP Low DRC_SAP DRC_RAT_SPL Low DRC_RECK_STAP DRC_RECK_STAPL Low DRC_RECK_STAPL DRC_RECK_STAPL Low DRC_RECK_STAPL DRC_SCAPC Low DRC_KSTAPL DRC_SCAPT Low DRC_KSTAPL</td> <td>3 0x00 0x00 1 SYS_JHN_3 </td> | SYS_INR_2 Codd P DRC_SAP Low DRC_SAP DRC_RAT_SPL Low DRC_RECK_STAP DRC_RECK_STAPL Low DRC_RECK_STAPL DRC_RECK_STAPL Low DRC_RECK_STAPL DRC_SCAPC Low DRC_KSTAPL DRC_SCAPT Low DRC_KSTAPL | 3 0x00 0x00 1 SYS_JHN_3 |
| S_IMR_4 AR_RIN_N_WAKE1 Low AR_RIN_N_WAKE2 Low | SYS_SYS_0 EN_SHIPMODE Low HZ MODE Low | SYS_BAT_0 BUN.0 2.8V VBAT_DIV_RATIO 30 % | SYS_BAT_1 VBATDIV_EN Low IDISCHG MON EN Low | SYS_RUN_N_0 RIN_N_RST_REC Enter H-Z m v RIN_N_RST_ROUT Enable v |

Figure 6: Search Window

To open the Search window, select:

Search→Find Register

Registers can be searched by name or register address. When the find button is clicked, the matching register in the main window will be highlighted in green. For a text search, a second window will open showing all matches.

6.5 GUI Settings

To open the Settings window, select:

Options→Settings

The settings window allows you to configure I2C address, I2C clock frequency, numerical base display, and others.

The I2C frequency can be set between 100kHz and 400kHz.

User Manual

Revision 1.2

25-Feb-2022

RENESAS

Changing the I2C address in the GUI settings does not change the I2C slave address of the DA9070 / DA9073.

7 **Powering Up**

Before powering up the evaluation board, confirm that VBAT and VDD_PWR connections are correct and BUCK is selected for VDDIO. The USB interface can be connected at any time.

Although either supply can be used, it is recommended that only VBAT be powered initially. This will allow you to confirm the register settings before starting charging.

Once power is applied to either input, the DA9070 / 73 will start and VDD_SYS will ramp up. Depending on the OTP configuration, one or more outputs will then start up automatically.

The GUI can be started at any time and the status indicators will turn green for USB connection and I2C communication. If the I2C indicator remains red, click 're-connect to IC'.

Before changing settings, click 'Read all Registers' and "read status/events'. Because Events are read clear, they should be read twice to confirm the present status.

All outputs, charge settings, and other functions can now be confirmed and modified if needed.

Assuming a battery is connected; simply apply power to VDD_PWR to begin charging. If charging does not start automatically, confirm the MODE status, CE_N status at register 0x20, and any interrupts which may prevent charging, such as Temp Sense.

8 Other Features

8.1 **Pushbutton Reset**

Switch S50 is a normally off pushbutton switch connected to the RIN_N pin. When pushed for several seconds, S50 can be used to enter Ship mode or Hi-Z mode and also to toggle the reset output pin ROUT_N. A short press of the button will then exit Ship and Hi-Z modes. Refer to the datasheet for details.

RIN_N is internally pulled high to VDD_SYS; ROUT_N is open drain and pulled up to VDDIO by R52. These signals can be monitored at the orange test points TP52 and J52.

8.2 Status Flags: SYS_FLT and PWR_FLT

The SYS_FLT and PWR_FLT pins are open drain status flags which indicate interrupts, VDD_PWR status, and charging status. Both pins are pulled up to VDDIO via R56 and R57.

The two signals can be monitored at TP56 and TP57, or at J52 pins 6 and 7. They can also be monitored in the GUI GPIO window. However, event interrupts are signaled by a 128usec pulse at the SYS_FLT pin, which is too short to be visible in the GUI.

9 Battery Monitor Features: DA9070 only

9.1 IMON (Battery Current Monitor)

The IMON function sources a current proportional to the battery discharge current to enable fuel gauging or other external current monitoring functions. The IMON current through R3 generates a voltage which can be monitored at header J5.

| User | Manual | |
|------|--------|--|
| 0001 | manaan | |

The IMON current is equal to battery current at 1mA/A scale, therefore an R3 value of 1k generates 1V/A at J5. The R3 value can be changed, but IMON accuracy will be degraded if the voltage rises above 1.4V.

9.2 VBAT_DIV (Battery Voltage Monitor)

Similar to IMON, VBAT_DIV is an output voltage proportional to the battery voltage. The VBAT_DIV and GND_DIV pins are connected to J7 where they can be connected to external monitoring or fuel gauging. Measurements can be made directly at the + and – pins of J7. The VBAT_DIV ratio is 30% by default and can be changed to 60% by I2C control.

10 Optional Components

For most applications, the default BOM performs well over the DA9070 and DA9073 full operating range. For additional flexibility, the evaluation board includes unpopulated and easily modified components.

- C13 is a bulk electrolytic input capacitor on VDD_PWR. Placing this capacitor may help to reduce parasitic ringing when long cables are used.
- C31 is an additional boost input capacitor. If VDD_BST is not connected to VDD_SYS, 10uF or greater is recommended here. C31 may also be required if starting the boost into a load. C31 is located on the bottom side of the PCB.
- R53, R54, and R55 can be used to set charge current, termination current, and VDD_PWR current limit without using I2C control. Refer to the datasheet for details about R_ILIM_CHG (R54), R_ITER_CHG (R55), and R_ILIM_PWR (R53). Zero ohm is installed for all three resistors which are located on the bottom side of the evaluation board.
- R1 and R2 can be modified as required by the application. R1 and R2 should be set according to the battery NTC resistor characteristics, refer to the datasheet for details.

If no NTC is connected, the Temp Sense function can be evaluated by placing a $10k\Omega$ resistor in parallel with R1. This will provide a voltage between the warm and cool thresholds at the TEMP_SNS pin (no fault).

Confidential

RENESAS

Important Notice and Disclaimer

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

© 2022 Renesas Electronics Corporation. All rights reserved.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu

Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

User Manual

Revision 1.2

Contact Information

office, please visit:

https://www.renesas.com/contact/

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales

© 2022 Renesas Electronics

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.