# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# RENESAS

# High-Speed CMOS Logic IC HD74HC Series

# Precautions in System Design

In the system design, the problems to be considered are described in the following items:

#### **1. Transfer Characteristics**

Since the transfer characteristics of gate circuit varies with the number of working inputs, care must be taken to the noise margin. In the multiple input NOR gate, the P channel MOS is connected to  $V_{CC}$  in series and the N channel MOS is connected to GND in parallel. In the NAND gate, the connection is reverse. The output voltage  $V_{OUT}$  in the transition area becomes a value obtained by distributing the supply voltage at a split ratio according to the ON resistance of P channel MOS and N channel MOS. In the multiple input NOR and NAND gates, the fall of transfer characteristic, that is,  $V_{IN}$  (voltage noise margin) that enters in the transition area changes according to the number of inputs as shown in Figure 1.





As seen from the above, it becomes clear that:

- In the NOR gate, "0" level noise margin  $V_{NL}$  decreases, and "1" level noise margin  $V_{NH}$  increases according to the number of working inputs.
- In the NAND gate, the noise margins are fully reversed.

# 2. Output Impedance

The output impedance of CMOS logic gate is influenced by the circuit configuration, the number of working inputs, logical state and supply voltage. There are two regions of output impedance depending on the operation:

- Constant impedance area in which P and N channel MOS' operate in the nonsaturated state.
- Constant current area in which P and N channel MOS' operate in the pinch-off state.

In designing a system including an interface circuit, the above must be considered.

# 3. Output Short-Circuit

Because no protective circuitry is provided to limit the output current, an output inadvertently shorted to  $V_{CC}$  or GND on the HS-CMOS logic IC is limited to the current value determined by the pinch-off effect of the P-channel MOS and



#### High-Speed CMOS Logic IC HD74HC Series Precautions in System Design

N-channel MOS for the output. Notice that such output short-circuit current, if allowed to flow for a long time, could result in increased power dissipation or in a melted wire due to excessive current density through metallization or other performance failures. For operating stability and reliability, the maximum output current should remain within the maximum rating.

#### 4. Unused Inputs

As shown in Figure 2, unused inputs must be:

- (1) Directly connected to  $V_{CC}$  for NAND gate circuits.
- (2) Directly connected to GND for NOR gate circuits.
- (3) Connected to  $V_{CC}$  or GND through a proper resistor (10 k $\Omega$  or 100 k $\Omega$ .).

This is required because the extremely high input impedance of CMOS logic makes it subject to noise. This noise causes the output logic level to be unstable. Furthermore, in some cases, if a gate is not used or a flip-flop is not used, both p-channel MOS and n-channel MOS may conduct, causing  $I_{CC}$  to flow.



Figure 2 Examples of Handling Unused Inputs

#### 5. Input Impedance

Since all the input protective diodes are biased reversely in the ordinary operations, the input impedance of CMOS logic IC is extremely high. When converted into a leak current, it is about several tens (pA) at a temperature of 25°C or about one (nA) even at 100°C. Thus, the matching for operating the CMOS logic IC has only to be considered at a voltage level. In the actual interface to other IC's, however, remember that fan-out is limited according to a capacitance value because inputs measured in capacity.

# 6. Parallel Connection of Gate Circuits

If it is necessary to increase source or sinking current, the same type gate circuits can be connected in parallel as shown in Figure 3.



Figure 3 Examples of Parallel Connection

The switching speed improved at the same time. The source and sinking current capacities also increase in proportion to the number of inputs.

# 7. Wired OR Connection

The wired OR connection is unrecommendable and shall not be used in CMOS logic IC's. The reason is that if the two gate outputs are connected with A = B = 0 and C = D = 1 as shown in Figure 4, the output voltage is a value with which the supply voltage is divided by each of the resistance values of active P and N channel MOS', on an about half level ( $V_{CC}$  - GND).





Figure 4 Wired OR Connection

#### 8. Input Capacitance

In the CMOS logic IC, there is capacitance between the input and the GND. In addition to the major capacitance between the gate and the substrate, the capacitance of package, leads and input protection circuit are also included. The change input capacitance depending on the input voltage results mainly from the capacitance between the gate and the substrate. This input capacitance has an advantage of temporarily storing date in it by opening/closing the transmission gate. On the other hand, however, remember that the input capacitance may slow down switching speed of mutually connected gate and also may increase the power dissipation. The input capacitance is usually about 5 (pF) as specified in the standard.

#### 9. Output Capacitance

The whole output capacitance of CMOS logic IC is the sum of the drain capacitance of output MOS and the external load capacitance. It may be considered that the former is about 10 (pF) per output. The propagation delay time increases linealy in proportion to the increase of external load capacitance as described previously. The power dissipation also increases according to it. Especially, be careful in attaching a large capacity of around 1 (1  $\mu$ F) outside.

The peak current at the gate transition, as described previously, is limited by the output characteristics of P and N channel MOS'. In the buffer circuit, the peak current may increase (to 100 mA or more).

Pay sufficient attention to the fact that the rise of temperature in the chip may cause metal migration on the metal wiring layer. If the peak current for gate circuit is set to about 50 mA and the one for buffer circuit is set to about 100 mA, no consideration is required.

# **10. Features of 3-state Output Circuit**

In a system that requires bus configuration, the 3-state output element is brought from the necessity to place unnecessary circuits in the high output impedance state through control input to operate necessary circuit selectively when tow or more circuit is connected to one bus line. Figure 5 shows the typical 3-state circuit. When the Disable input of control terminal is at "1" level, the output is at low impedance by the switch operation. When at "0" level, the output is at extremely high impedance of  $10^4$  (M $\Omega$ ) at a room temperature. Remember that the number of 3-state elements connectable to one bus line is limited by the switching speed and supply voltage.



Figure 5 3-state Output Circuit

#### **11. Static Power Dissipation**

In the CMOS logic IC, the P channel MOS and N channel MOS are mutually connected each other. Therefore, either P channel or N channel is cut off in the input potential level static state. There is no path in which the current from the power supply flows. Actually, the reverse bias leak current in all the P-N junction in the chip including parasitic P-N



junction flows only. The supply current in this state is referred to as static current consumption, and the power dissipation as static power dissipation. The static current consumption is a total of leak currents, and its values are extremely small as listed in Table 1. Thus, the static current consumption is almost proportional to the supply voltage and increases exponentially in proportion to temperature.

#### Table 1

Туре		V <sub>cc</sub>	Static Current Consumption I <sub>cc</sub> (max)	
			+25°C	–40 to +85°C
HC series	SSI	6.0 V	1.0 μA	10 μA
	FF		2.0 μΑ	20 μΑ
	MSI		4.0 μΑ	40 µA
HCT series	SSI	5.5 V	1.0 μA	10 μA
	FF		2.0 μΑ	20 μΑ
	MSI		4.0 μΑ	40 µA

#### 12. Dynamic Power Dissipation

Assuming that the square pulse waves (tr = tf = 0) as shown in Figure 7 are applied to the input of the inverter shown in Figure 6, the output steps from "0" level to "1" level in response to the input fall from "1" level to "0" level.



Figure 6 Inverter circuit





Actually,  $V_{OUT}$  is not converted into square waveforms. The reason is that the sum total  $C_L$  of the outputs such as external load capacitance and drain capacitance are inverted by charging them from 0 to VCC. For charging, supply current  $I_{CC(P)}$  flows through the active P channel MOS from  $V_{CC}$ . Contrary to this, when the input goes from "0" level to "1" level,  $C_L$  discharges and  $I_{CC(N)}$  flows into GND through the N channel MOS. The supply current caused by the charge/discharge is dynamic current dissipation, and the power dissipation is dynamic power dissipation. If the average power dissipation is taken as PT, it is obtained theoretically as follows:

The power dissipation when  $I_{CC(P)}$  flows into the P channel MOS in Figure 6 is  $I_{CC(P)}$  ( $V_{CC} - V_{OUT}$ ). If an average is taken by the one cycle of input pulse, the average power dissipation  $P_{TP}$  of P channel MOS is:



$$P_{TP} = \frac{1}{T} \int_{0}^{T} I_{cc}(P) \times (V_{CC} - V_{OUT}) dt$$
$$I_{cc}(P) = C_{L} \times \frac{d (V_{CC} - V_{OUT})}{dt}$$

In the same manner, the average power dissipation of N channel MOS is:

$$P_{TN} = \frac{1}{T} \int_{0}^{T} I_{cc}(N) \times V_{OUT} dt$$
$$I_{cc}(N) = C_{L} \times \frac{d V_{OUT}}{dt}$$

Thus, the average dynamic power dissipation  $P_T$  is:

$$P_{T} = P_{TP} + P_{TN}$$
$$= 1/T \bullet C_{L} \bullet V_{CC}^{2}$$
$$= f \bullet C_{L} \bullet V_{CC}^{2}$$

f : Input pulse frequency

It is clear that the dynamic power dissipation varies with the frequency, load capacitance and supply voltage.

Figure 8 shows the aspect.



Figure 8 Power Dissipation VS. Operating Frequency

This relation shows a case where the square wave input with tr = tf = 0 is assumed. In an actual case, the input pulse is considered a trapezoidal waveform. Thus, remember that the transition state in which both P channel MOS and N channel MOS are simultaneously activate and DC current flows from  $V_{CC}$  into GND during this time. If input is used at an intermediate level, such as crystal oscillator circuit and a linear amplifier, and if the circuits such as a differentiation circuit, an integration circuit and an oscillation circuit process gentle waveforms, pay attention to the increase of power dissipation.

# 13. Caution of Supply Voltage

To decouple noises, the capacitance of 0.01 to 0.1 ( $\mu$ F) should be attached externally between V<sub>CC</sub> and GND.

# 14. Caution of Fan-out

The number of fan-outs of CMOS logic IC is virtually unlimited in terms of DC. The reason is that the input current is the P-N junction leak current of input protection circuit at most and its value is actually approximate to 0 because the input is connected to the gate electrodes and insulated from the substrate.

Therefore, the number of fan-outs is not a problem in terms of DC. In AC, there is a slightly different circumstance. Since the input has a capacity of about 5 (pF), the output capacitance increases if the input is connected to the output. If the input capacitance is taken as 5 (pF), for example, the whole load capacitance  $C_L$  (pF) at the time the number of fan-outs is n and load capacitance is  $C_O$  (pF) is:



 $C_{L} = 5 \bullet n + C_{O} (pF)$ 

On the other hand, the propagation delay time increases in proportion to the output load capacitance  $C_L$ . The operating speed decreases according to the number of inputs (fan-outs) connected to the output. Therefore, remember that the number of fan-outs is fairly limited if a high-speed operation is required.

# 15. Cautions on Actual Operation

- (1) The rise time and fall time of input waveforms should be 500 ns or less. Since the voltage gain is very high near the threshold, the slightest ripples on the input voltage may cause the output to produce a corresponding waveform, making the output operation unstable.
- (2) The power line should be sufficiently filtered for the device. The input threshold voltage of the IC varies with the supply voltage. A ripple on the power line may change the input threshold, causing the same malfunction as noted in (1) above.
- (3) Beware of a ringing (waveform distortion). Because the switching from "1" level to "0" level on vice versa is very fast, the load capacitance plus the wiring inductance may cause a ringing. Care should be taken to arrange the circuit configuration, PCB layout and wiring appropriately.



#### **Revision Record**

		Descripti	Description		
Rev.	Date	Page	Summary		
1.00	Jul.09.04	—	First edition issued		



#### Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate

measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.