

ISLA224S25IR48EV1Z

- Title
- Device Under Test
- Analog Inputs & Sampling Clock
- Digital IO, ID and Config EEPROM
- Power Regulator & Measurement


Assembly Variant: ISLA224S25IR48EV1Z

INTERSIL PROPRIETARY AND CONFIDENTIAL. SUBJECT TO NONDISCLOSURE AGREEMENT

Title		
ISLA224S25IR48EV1Z Title		
Size	Number	Revision
B	1	A
Date:	1/6/2012	Sheet 1 of 5
File:	H:\Work\Title.SchDoc	Drawn By:




Clock Division

HI= clk_div4
 Float= clk_div1
 LO clk_div2








Nap/Sleep

HI= Sleep
 Ft= Nap
 LO = Normal



DNP U2 to allow AVDD and OVDD tuning below 1.7V



Assembly Variant: ISLA224S25IR48EV1Z
 INTERSIL PROPRIETARY AND CONFIDENTIAL. SUBJECT TO NONDISCLOSURE AGREEMENT

Title		
ISLA224S25IR48EV1Z		
Size	Number	Revision
B	2	A
Date:	1/6/2012	Sheet of 5
File:	H:\Work\ISLA224S25_SchDoc	Drawn By:

