

September 28, 2011

Product Specifications of the SH726A and SH726B MCUs

		Function	78K0R/LG3-M
		runction	μPD78F8070
Internal memory		Flash memory (Self-programmable)	128 KB
		RAM	7 KB
Memory space			1 MB
Clock	Main	High-speed system	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) 2 to 20 MHz: VDD = 2.7 to 3.6 V / 2 to 5 MHz: VDD = 1.8 to 2.7 V
		Internal high-speed oscillation	Internal oscillation 1 MHz (TYP.) or 8 MHz (TYP.) or 20 MHz (with PLL) selected by an option byte
	Subsystem		XT1 (crystaloscillation, external subsystem clock input (EXCLKS1) 32.768 kHz (TYP.)
	Internal low-speed oscillation (for WDT)		Internal oscillation 30 kHz (TYP.)
General-p	urpose	e registers	8-bit × 32 registers (8-bit × 8 registers × 4 banks)
			0.05 µs (high-speed system clock: fMX = 20 MHz operation)
Minimum i	instruc	ction execution time	0.125 µs (high-speed internal oscillation clock: fIH = 8 MHz (TYP.) operation)
			30.5 µs (subsystem clock: fSUB = 32.768 kHz operation)
Instruction	set		 8-bit operation, 16-bit operation Multiplication (16-bit × 16-bit)

			Bit manipulation (set, reset, test and Boolean operation), etc.
	Total		45
I/O ports	1/0	CMOS	39
	I/O	N-ch O.D.	2
	Output	CMOS	1
	Input	CMOS	3
Timer			 16-bit timer: 12 channels Watchdog timer: 1 channel Real-time counter: 1 channel Real-time counter 2: 1 channel
Timer outputs RTC outputs			3 (PWM output: 3 (Timer array unit 0))
			 1 Hz (Subsystem clock: fSUB = 32.768 kHz) 32.768 kHz (Subsystem clock: fSUB = 32.768 kHz)
10-bit succ	cessive appro	ximation type A/D	2 channels
24-bit ΔΣ-1	type A/D		4 channels
	UART suppo	rting LIN-bus	1 channel
Serial	CSI / UART /	simplified I2C	1 channel
interface	UART		1 channel
	Multimaster	I2C	1 channel
LCD contr	oller / driver		Internal voltage boosting method, capacitor split method, and external resistance division method are switchable
	Segme	ent signal output	40
	Comm	on signal output	4
Multiplier /	divider		16-bit × 16-bit = 32-bit (multiplication), 32-bit / 32-bits = 32-bit, 32-bit remainder

		(division)
DMA controller		2 channels
Vectored interrupt	Internal	32
sources	External	4
Power calculation ci	rcuit	Provided
Power quality meas	urement circuit	Provided
Digital frequency co	nversion circuit	Provided
Reset		 Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-clear Internal reset by low-voltage detector Internal reset by illegal instruction execution Note
Power-on-clear circu	uit	 Power-on-reset: 1.61±0.09 V Power-down-reset: 1.59±0.09 V
L ove voltogo	VDD voltage detector	1.91 V to 3.45 V (11 stages)
Low-voltage detector	EXLVI voltage detector	1.21 V
On-chip debug func	tion	Provided
BCD adjustment		
Power supply voltag	е	VDD = 1.8 to 3.6 V
Operating ambient t	emperature	TA = -40 to +85 deg C
Package		100-pin plastic LQFP (Fine pitch, 14 x 14-mm)

Note) When instruction code FFH is executed. Reset by illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.