Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

Product	MPU&MCU			Document	TN-H8*-A404A/E	Rev.	1.00
Category				No.			
Title	Correction of e Manual	rrors in the H8SX/1651 Group	Hardware	Information Category	Technical Notification		
Applicable			Lot No.				
Product	H8SX/1651 Gr	oup	All lots	Reference Document	H8SX/1651 Group H (REJ09B0248-0200)	lardware	Manual
We would like		f the correction of errors in the	above liste	d bardware mar	nuals. Please refer to the	e following	
details.	to inform you o		e above liste				, 101
uelalis.							
<corrections></corrections>	>						
Section 1 Ov	verview						
(1) Page 2, ta	ble 1.1 Overviev	w of Functions					
[Before Chang	ge]						
Classificatio	Module/ n Function	Description					
CPU	CPU	- Description omitted (no cha	anges) -				
		• Supports multiply-and-ac $(16 \times 16 + 32 \rightarrow 32 \text{ bits})$		structions			
[After Change	1						
Classificatio	Module/	Description					
Classificatio	n Function CPU	Description - Description omitted (no cha	anges) -				
010	010	Supports multiply-and-active service serv	•	structions			
		$(16 \times 16 + 42 \rightarrow 42 \text{ bits})$					



Section 5 Interrupt Controller

Deletion of DTCERF, DTCERG, and DTCERH (1) Page 115 to 116, 5.6.5 DTC and DMAC Activation by Interrupt

[Before Change]

(1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected activation source is input to the DMAC through the select circuit. When transfer by an on-chip module interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in DMDR is set to 1, the interrupt source selected for the DMAC activation source is controlled by the DMAC and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources or CPU interrupt sources by the DTCE bit in DTCERA to DTCERH of the DTC.

- Description omitted (no changes) -
- (2) Priority Determination
 - Description omitted (no changes) -

(3) Operation Order

- Description omitted (no changes) -

Table 5.6 lists the selection of interrupt sources and interrupt source clear control by setting the DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERH of the DTC, and the DISEL bit in MRB of the DTC.

[After Change]

(1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected activation source is input to the DMAC through the select circuit. When transfer by an on-chip module interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in DMDR is set to 1, the interrupt source selected for the DMAC activation source is controlled by the DMAC and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources or CPU interrupt sources by the DTCE bit in DTCERA to **DTCERE** of the DTC.

- Description omitted (no changes) -

(2) Priority Determination

- Description omitted (no changes) -

(3) Operation Order

- Description omitted (no changes) -

Table 5.6 lists the selection of interrupt sources and interrupt source clear control by setting the DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to **DTCERE** of the DTC, and the DISEL bit in MRB of the DTC.



Section 7 DMA Controller

(1) Page 239, correction of initial values of bits 31 to 0 in DBSR

[Before Change]

Bi	t	Bit Name	Initial Value	R/W	Description
	-		Undefined	R/W	– Description omitted (no changes) –
		to BKSZH16			
15	i to 0	BKSZ15 to BKSZ0	Undefined	R/W	 Description omitted (no changes) –

[After Change]

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	BKSZH31 to BKSZH16	0	R/W	 Description omitted (no changes) –
15 to 0	BKSZ15 to BKSZ0	0	R/W	 Description omitted (no changes) –

Section 8 Data Transfer Controller

(1) Page 308, Deletion of DTCERF, DTCERG, and DTCERH in DTCER in figure 8.1 Block Diagram of DTC

[Before Change]

[After Change]

Interrupt controller DTCERA to DTCERH DTCCR [The rest is omitted. (no change)] DTC activation request vector number CPU interrupt request interrupt source clear request	Interrupt controller DTCERA to DTCCR [The rest is omitted. (no change)] DTC activation request vector number CPU interrupt request interrupt source clear request
[Legend]	[Legend]
MRA, MRB : DTC mode registers A, B	MRA, MRB : DTC mode registers A, B
SAR : DTC source address register	SAR : DTC source address register
DAR : DTC destination address register	DAR : DTC destination address register
CRA, CRB : DTC transfer count registers A, B	CRA, CRB : DTC transfer count registers A, B
DTCERA to DTCERH : DTC enable registers A to H	DTCERA to DTCERE : DTC enable registers A to E
DTCCR : DTC control register	DTCCR : DTC control register
DTCVBR : DTC vector base register	DTCVBR : DTC vector base register

(2) Page 309, section 8.2 Register Descriptions

Deletion of DTCERF, DTCERG, and DTCERH in DTCER

[Before Change]

• DTC enable registers A to H (DTCERA to DTCERH)

[After Change]

• DTC enable registers A to E (DTCERA to DTCERE)



(3) Page 315, deletion of DTCERF, DTCERG, and DTCERH in the DTCER descriptions

[Before Change]

8.2.7 DTC Enable Register A to H (DTCERA to DTCERH)

DTCER, which is comprised of eight registers, DTCERA to DTCERH, is a register that specifies DTC activation interrupt sources. (further description omitted)

[After Change]

8.2.7 DTC Enable Register A to E (DTCERA to DTCERE)

DTCER, which is comprised of **five** registers, DTCERA to **DTCERE**, is a register that specifies DTC activation interrupt sources. (further description omitted)

Section 9 I/O Ports

(1) Page 383, table 9.5 Available Output Signals and Settings in Each Port, description of PA1

[Before Change]

Port		Output Specification Signal Name	Output Signal Name	Signal Selection Register Settings	Peripheral Module Settings
PA	1	BACK_OE	BACK		BCR1.BRLE = 1
		(RD/WR)_OE	RD/WR		PFCR2.REWRE = 1 or SRAMCR.BCSELn = 1

Port		Output Specification Signal Name	Output Signal Name	Signal Selection Register Settings	Peripheral Module Settings
PA	1	BACK_OE	BACK		BCR1.BRLE = 1
		(RD/WR)_OE	RD/WR		PFCR2.RDWRE = 1 or SRAMCR.BCSELn = 1



(2) Page 392, bits 7 to 4 in PFCR7

[Before Change]

[
Bit	Bit Name	Initial Value	R/W	Description		
7	DMAS3A	0	R/W	DMAC Control Pin Select		
6	DMAS3B	0	R/W	Selects the I/O port to control DMAC_3.		
				00: Setting prohibited		
				01: Specifies pins P63 to P65 as DMAC control pins		
				10: Setting prohibited		
				11: Setting prohibited		
5	DMAS2A	0	R/W	DMAC Control Pin Select		
4	DMAS2B	0	R/W	Selects the I/O port to control DMAC_2.		
				00: Setting prohibited		
				01: Specifies pins P60 to P62 as DMAC control pins		
				10: Setting prohibited		
				11: Setting prohibited		

-				
Bit	Bit Name	Initial Value	R/W	Description
7	DMAS3A	0	R/W	DMAC Control Pin Select
6	DMAS3B	0	R/W	Selects the I/O port to control DMAC_3.
				00: Setting ignored (Pins P63 to P65 cannot be used as DMAC control pins.)
				01: Specifies pins P63 to P65 as DMAC control pins
				10: Setting prohibited
				11: Setting prohibited
5	DMAS2A	0	R/W	DMAC Control Pin Select
4	DMAS2B	0	R/W	Selects the I/O port to control DMAC_2.
				00: Setting ignored (Pins P60 to P62 cannot be used as DMAC control pins.)
				01: Specifies pins P60 to P62 as DMAC control pins
				10: Setting prohibited
				11: Setting prohibited



Section 12 8-bit Timer

(1) Page 530, section 12.7.2 A/D Converter Activation

[Before Change]

The A/D converter can be activated only by TMR_0 compare match A.

If the ADTE bit in TCSR_0 is set to 1 when the CMFA flag in TCSR_0 is set to 1 by the occurrence of TMR_0 compare match A, a request to start A/D conversion is sent to the A/D converter. If the 8-bit timer conversion start trigger has been selected on the A/D converter side at this time, A/D conversion is started.

[After Change]

The A/D converter can be activated only by TMR_0 or TMR_2 compare match A.

If the ADTE bit in TCSR_0 is set to 1 when the CMFA flag in TCSR_0 is set to 1 by the occurrence of compare match A, a request to start A/D conversion is sent to the A/D converter. If the 8-bit timer conversion start trigger has been selected on the A/D converter side at this time, A/D conversion is started.

Section 13 Watchdog Timer (WDT)

(1) Page 541, bit 7 in the Reset Control Register (RSTCSR)

[Before Change]

		Initial		
Bit	Bit Name	Value	R/W	Description
7	WOVF	0	R/(W)*	Watchdog Timer Overflow Flag
				This bit is set when TCNT overflows in watchdog timer mode. This bit cannot be set in interval timer mode, and only 0 can be written.
				[Setting condition]
				When TCNT overflows (changed from H'FF to H'00) in watchdog timer mode
				[Clearing condition]
				Reading RSTCSR when WOVF = 1, and then writing 0 to WOVF
				(When the CPU is used to clear this flag by writing 0 while the corresponding interrupt is enabled, be sure to read the flag after writing 0 to it.)

Bit	Bit Name	Initial Value	R/W	Description
7	WOVF	0	R/(W)*	Watchdog Timer Overflow Flag
				This bit is set when TCNT overflows in watchdog timer mode. This bit cannot be set in interval timer mode, and only 0 can be written.
				[Setting condition]
				When TCNT overflows (changed from H'FF to H'00) in watchdog timer mode
				[Clearing condition]
				Reading RSTCSR when WOVF = 1, and then writing 0 to WOVF



RENESAS TECHNICAL UPDATE TN-H8*-A404A/E

Section 14 Serial Communication Interface (SCI)										
(1) Page 563	(1) Page 563, the name of bit 4 in the Serial Status Register (SSR)									
[Before Chan	ige]									
Serial Status	Register (SS	R)								
	IIF in SCMR	= 0								
	Bit -	7	6	5	4	3	2	1	0	
	Bit Name	TDRE	RDRF	ORER	FRE	PER	TEND	MPB	MPBT	
	Initial Value	1	0	0	0	0	1	0	0	
I	R/W	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W	
	Note: * Only	0 can be wr	itten, to clea	r the flag.						
[After Change	e]									
When	• When SMIF in SCMR = 0									
	Bit	7	6	5	4	3	2	1	0	
	Bit Name	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
	Initial Value	1	0	0	0	0	1	0	0	
	R/W	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W	

Note: * Only 0 can be written, to clear the flag.

Section 20 List of Registes

(1) Page 692, section 20.1 Register Addresses, deletion of DTCERF, DTCERG, and DTCERH in DTCER

[Before Change]

		Numbe	r		Data	Access Cycles
Register Name	Abbreviation	of Bits	Address	Module	Width	(Read/Write)
	– Descripti	ion omitted	(no changes	s) –		
DTC enable register E	DTCERE	16	H'FFF28	INTC	16	2Ιφ/3Ιφ
DTC enable register F	DTCERF	16	H'FFF2A	INTC	16	2Ιφ/3Ιφ
DTC enable register G	DTCERG	16	H'FFF2C	INTC	16	2Ιφ/3Ιφ
DTC enable register H	DTCERH	16	H'FFF2E	INTC	16	2Ιφ/3Ιφ
DTC control register	DTCCR	8	H'FFF30	INTC	16	2Ιφ/3Ιφ
	– Descripti	ion omitted	(no changes	s) –		

Register Name	Abbreviation	Numbe of Bits	r Address	Module	Data Width	Access Cycles (Read/Write)			
– Description omitted (no changes) –									
DTC enable register E	DTCERE	16	H'FFF28	INTC	16	2Ιφ/3Ιφ			
DTC control register	DTCCR	8	H'FFF30	INTC	16	2Ιφ/3Ιφ			
 Description omitted (no changes) – 									



(2) Page 707, section 20.2 Register Bits

Deletion of DTCERF, DTCERG, and DTCERH in the INTC module descriptions

[Before Change]

Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	Module
 Description omitted (no changes) – 									
DTCERA to – Description omitted (no changes) –									INTC
DTCERE	DTCE15	DTCE14	DTCE13	DTCE12	DTCE11	DTCE10	DTCE9	DTCE8	
	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0	
DTCERF	DTCE15	DTCE14	DTCE13	DTCE12	DTCE11	DTCE10	DTCE9	DTCE8	
	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0	
DTCERG	DTCE15	DTCE14	DTCE13	DTCE12	DTCE11	DTCE10	DTCE9	DTCE8	
	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0	
DTCERH	DTCE15	DTCE14	DTCE13	DTCE12	DTCE11	DTCE10	DTCE9	DTCE8	
	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0	
DTCCR	_	=	=	RRS	RCHNE	-	=	ERR	
INTCR to ISR – Description omitted (no changes) –									
 Description omitted (no changes) – 									I/O port

Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	Module
			– Descri	ption omitte	d (no chang	es) –			TPU_5
DTCERA to DTCERD	_ Lescription omitted (no changes) _								INTC
DTCERE	DTCE15	DTCE14	DTCE13	DTCE12	DTCE11	DTCE10	DTCE9	DTCE8	
	DTCE7	DTCE7 DTCE6 DTCE5 DTCE4 DTCE3 DTCE2 DTCE1 DTCE0							
DTCCR	-	-	-	RRS	RCHNE	-	-	ERR	
INTCR to ISR – Description omitted (no changes) –									
 Description omitted (no changes) – 									I/O port



(3) Page 719, section 20.3 Register States in Each Operating Mode

Deletion of DTCERF, DTCERG, and DTCERH in the INTC module descriptions

[Before Chenage]

Register Abbreviation	Reset	Module Stop State	Sleep Mode	All-Module- Clock-Stop Mode	Software Standby Mode	Hardware Standby Mode	Module		
		– De	escription or	mitted (no chan	ges) –		TPU_5		
DTCERA to DTCERD		– De	escription or	mitted (no chan	ges) –		INTC		
DTCERE	Initialized	-	-	-	-	Initialized	-		
DTCERF	Initialized	-	-	-	-	Initialized	_		
DTCERG	Initialized	-	-	-	-	Initialized	_		
DTCERH	Initialized	-	-	-	-	Initialized	-		
DTCCR	Initialized	-	-	-	-	Initialized	_		
INTCR to ISR	CR to ISR – Description omitted (no changes) –								
 Description omitted (no changes) – 									

Register Abbreviation	Reset	Module Stop State	Sleep Mode	All-Module- Clock-Stop Mode	Software Standby Mode	Hardware Standby Mode	Module		
	 Description omitted (no changes) – 								
DTCERA to – Description omitted (no changes) –							INTC		
DTCERE	Initialized	Initialized – – – Initialized							
DTCCR	Initialized	_							
INTCR to ISR		_							
– Description omitted (no changes) –							I/O port		

