Date: Apr. 7, 2015

RENESAS TECHNICAL UPDATE

Renesas Electronics Corporation 1753 Shimonumabe, Nakahara-Ku, Kawasaki, Kanagawa 211-8668, Japan Contact Us http://japan.renesas.com/contact/ E-mail: csc@renesas.com

Product classification		MPU & MCU	Document No.	TN-V85-A023A/E		Rev.	1.00
Title	Further notes about the function of timer/event counter registor Notification classification						l
Affecte Product	l In t	the main part	Affected production lot All lots	Related documents	User's Manua affected produc		dware of

For the V850 series microcontrollers on <u>2.Affected Products</u>, The following further notes about the function of timer/event counter registor is released.

- (1) TMPn counter read buffer register (TPnCNT)
- (2) TMQn counter read buffer register (TQnCNT)
- (3) TAAn counter read buffer register (TAAnCNT)
- (4) TABn counter read buffer register (TABnCNT)
- (5) TMTn counter read buffer register (TTnCNT)

1. Notification

(1) TMPn counter read buffer register (TPnCNT)

If TPnCNT register is read when the TPnCE bit = 0, 0000H is read.

If TPnCNT register is read when the TPnCE bit = 1, the count value of the 16-bit timer can be read.

The count value of the 16-bit counter is different by operation mode as follows.

• External event count mode

The 16-bit counter is set to 0000H at the timing when the TPnCE bit changes from 0 to 1.

After that, the counter counts up from 0001H to 0002H, 0003H, and so on, each time a valid edge of an external event count input is detected.

•Other modes

The 16-bit counter starts counting from the default value FFFFH.

It counts up from FFFFH to 0000H, 0001H, 0002H, 0003H, and so on.



Date: Apr. 7, 2015

(2) TMQn counter read buffer register (TQnCNT)

If TQnCNT register is read when the TQnCE bit = 0, 0000H is read.

If TQnCNT register is read when the TQnCE bit = 1, the count value of the 16-bit timer can be read.

The count value of the 16-bit counter is different by operation mode as follows.

• External event count mode

The 16-bit counter is set to 0000H at the timing when the TQnCE bit changes from 0 to 1.

After that, the counter counts up from 0001H to 0002H, 0003H, and so on, each time a valid edge of an external event count input is detected.

·Other modes

The 16-bit counter starts counting from the default value FFFFH.

It counts up from FFFFH to 0000H, 0001H, 0002H, 0003H, and so on.

(3) TAAn counter read buffer register (TAAnCNT)

If TAAnCNT register is read when the TAAnCE bit = 0, 0000H is read.

If TAAnCNT register is read when the TAAnCE bit = 1, the count value of the 16-bit timer can be read.

The count value of the 16-bit counter is different by operation mode as follows.

· External event count mode

The 16-bit counter is set to 0000H at the timing when the TAAnCE bit changes from 0 to 1.

After that, the counter counts up from 0001H to 0002H, 0003H, and so on, each time a valid edge of an external event count input is detected.

·Other modes

The 16-bit counter starts counting from the default value FFFFH.

It counts up from FFFFH to 0000H, 0001H, 0002H, 0003H, and so on.

(4) TABn counter read buffer register (TABnCNT)

If TABnCNT register is read when the TABnCE bit = 0, 0000H is read.

If TABnCNT register is read when the TABnCE bit = 1, the count value of the 16-bit timer can be read.

The count value of the 16-bit counter is different by operation mode as follows.

• External event count mode

The 16-bit counter is set to 0000H at the timing when the TABnCE bit changes from 0 to 1.

After that, the counter counts up from 0001H to 0002H, 0003H, and so on, each time a valid edge of an external event count input is detected.

·Other modes

The 16-bit counter starts counting from the default value FFFFH.

It counts up from FFFFH to 0000H, 0001H, 0002H, 0003H, and so on.

Date: Apr. 7, 2015

(5) TMTn counter read buffer register (TTnCNT)

If TTnCNT register is read when the TTmECC bit = 0 and the TTmCE bit = 0, 0000H is read.

If TTnCNT register is read when the TTmECC bit = 1 and the TTmCE bit = 0, the previous value is read.

If TTnCNT register is read when the TTmCE bit = 1, the count value of the 16-bit timer can be read.

The count value of the 16-bit counter is different by operation mode as follows.

· External event count mode

The 16-bit counter is set to 0000H at the timing when the TTmCE bit changes from 0 to 1.

After that, the counter counts up from 0001H to 0002H, 0003H, and so on, each time a valid edge of an external event count input is detected.

· Encoder compare mode

A count operation is controlled by TENCm0 and TENCm1 phases.

The 16-bit counter initial setting is performed by transferring the set value of the TTmTCW register to the 16-bit counter and the count operation is started. (When the TTmCTL2.TTmECC bit = 0, the TTmTCW register set value is transferred to the 16-bit counter at the timing when the TTmCTL0.TTmCE bit changes from 0 to 1.)

•Triangular-wave PWM mode

The 16-bit counter starts counting from the initial value FFFFH.

It counts up FFFFH, 0000H, 0001H, 0002H, 0003H, and so on.

Following the count-up operation, the counter counts down upon a match between the 16-bit count value and the CCR0 buffer register.

· Mode other than above

The 16-bit counter starts counting from the initial value FFFFH.

It counts up FFFFH, 0000H, 0001H, 0002H, 0003H, and so on.

2.Affected Products

Products series	Timer						
	TMP	TMQ	TAA	TAB	TMT		
V850ES/Kx1 series	0	-	-	-	-		
V850ES/Kx1+ series	0	-	-	-	-		
V850ES/Kx2 series	0	-	-	-	-		
V850ES/Hx2 series	0	0	-	-	-		
V850ES/Hx3 series	-	-	0	0	-		
V850E/MA3 series	0	0	-	-	-		
V850ES/Jx2 series	0	0	-	-	-		
V850ES/Jx3 series	0	0	-	-	-		
V850ES/Jx3-L series	0	0	-	-	-		
V850ES/Jx3-H series	-	-	0	0	0		
V850ES/Jx3-E series	-	-	0	0	0		
V850ES/Jx3-U series	-	-	0	0	0		
V850ES/ST2 series	0	-	-	-	-		
V850ES/ST3 series	-	-	0	0	0		

o: provided, -: non-provided