# **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/M	CU								Docun No	nent	TN-S	SY*-A	009A/E	Ξ	Rev.	1.00
Title	Revised Rev.1.10	infor 0	matio	n of S	7G2 L	Jser's	Manı	ual fron	n	Informa Categ	ation Jory	Tecł	nnical	Notific	ation	I	
								Lot No	0.								
Applicable Product	Renesas Synergy™ S7 Series S7G2       All lots       Reference Document       S7G2 User's M Microcontrollers         STCA Status Register (STSR)       STCA Status Register (STSR)													er's Ma rollers,	nual: Rev	.1.10	
1. 30.2.5	STCA Sta	atus F	Regist	ter (ST	rsr)				1								
[Before	e]																
	Address(es):	FPTPC	STSP /	1006 5041	Ob												
	Auuress(es).	EFIES		1000 0040													
	Г	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
		_		_			_		-			_	_	-	_	-	-
Vai	ue after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	г	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
		_		_						_			W10S	SYNTO UT	_	SYNCO UT	SYNC
Val	ue after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	Svn	nhol		Bit n	200				oscri	ntion						D/M	
b4	W10	)S		Worst	t 10 Ac	quisitio	on	0:	Ten	worst va	alues r	iot acq	uired y	/et		R/W*	1
				Comp	letion	Flag		1:	Ien	worst va	alues a	icquire	ed.				
W10S	flag (Wo	rst 10	) Acqu	uisition	ı Com	pletior	า Flao	<b>j</b> )									
The <mark>V</mark>	<mark>√10S</mark> flag	indica	ates tl	hat ac	quisiti	on of t	the w	orst 10	) valı	ues is c	omple	ete.					

Address(es): EPTPC.STSR 4006 5040h





#### 2. 30.2.6 STCA Status Notification Enable Register (STIPR)

#### [Before]

Address(es): EPTPC.STIPR 4006 5044h

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	Ι	_	-	-	_	_	_	-	_	_	_	_	_	_	-	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	_	_	_	-	_	_	_	-	_	_	-	W10S	SYNTO UT	_	SYNCO UT	SYNC
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit name	Description	R/W
b4	W10S	W10D Status Notification	0: Disable notification of the STSR.W10D state	R/W
		Enable	1: Enable notification of the STSR.W10D state.	

# [After]

#### Address(es): EPTPC.STIPR 4006 5044h

_	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	_	_	_	_	_	_	-	Ι	-	_	-	-	-	_	-	-
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	_	_	_	_	_	_	_	-	-	_	-	W10D	SYNTO UT	_	SYNCO UT	SYNC
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit name	Description	R/W
b4	W10D	W10D Status Notification	0: Disable notification of the STSR.W10D state	R/W
		Enable	1: Enable notification of the STSR.W10D state.	

## 3. Table 59.27 IIC timing (1) (1 of 2)

[Before]

## Table 59.27 IIC timing (1) (1 of 2)

Conditions: Middle drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: SDA0\_B, SCL0\_B, SDA1\_A, SCL1\_A, SDA1\_B, SCL1\_B.

The following pins do not require setting: SCL0\_A, SDA0\_A, SCL2, SDA2.

## [After]

# Table 59.27 IIC timing (1) (1 of 2)

Conditions:

- (1) Middle drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: SDA0\_B, SCL0\_B, SDA1\_A, SCL1\_A, SDA1\_B, SCL1\_B. The following pins do not require setting: SCL0\_A, SDA0\_A, SCL2, SDA2.
- (2) Use pins that have a letter appended to their names, for example "\_A" or "\_B", to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.



4. Table 59.28 IIC timing (2)

[Before]

# Table 59.28 IIC timing (2)

- (1) Setting of the SCL0\_A, SDA0\_A pins is not required with the port drive capability bit in the PmnPFS register.
- (2) Use pins that have a letter appended to their names, for instance "\_A" or "\_B", to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

# [After]

# Table 59.28 IIC timing (2)

# **Conditions:**

- (1) Setting of the SCL0\_A, SDA0\_A pins is not required with the port drive capability bit in the PmnPFS register.
- 5. 33.2.7 CFIFO Port Register (CFIFO), D0FIFO Port Register (D0FIFO),

D1FIFO Port Register (D1FIFO)

# [Before]

	ords																																
Address(es):	USB	HS.	CFI	FO	4006	6 0	0141	h, l	JSB	HS.	DOF	IFO	4000	6 <b>00</b> 1	18h,	USB	HS.I	D1FI	FO 4	4006	001	Ch											
	b31 b	30	b29	b28	b27	7 Б2	26 Ы	25	b24	b23	b22	2 b21	b20	) b19	) b18	b17	b16	b15	b14	b13	8 b12	2 b11	b10	) 69	b8	b7	<b>b</b> 6	b5	b4	b3	b2	b1	ь0
	Ι'	'			'	'	'	'		•		'	'		'	FIF	OPO	RT[3	1:0]		'	'	'	'								'	
Value after reset		0	0	0	0		) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<ul> <li>Access in h</li> </ul>	alfwor	ds																															
Address(es)	USB USB USB	HS. HS.	CFI D0F	FOI IFC	L 400 DL 40 DL 40	06 ( 006 006	0014	4h, 18h 1Ci	US 1, US 5, U	BHS SBH SBH	S.D	IFOH OFIF	140 OH	06 0 4006 4006	016H 001 8.001	Ah, IEh-		_															
	631 b	30	b29	b28	b27	7 Б2	26 Ы	25	b24	b23	b22	2 b21	b20	) 619	) 618	b17	b16	ь15	b14	b13	в 612	2 Б11	b10	) 69	b8	b7	<b>b</b> 6	b5	b4	b3	<b>b</b> 2	b1	ь0
	[ '	'	1		1		CF	IFC	DН,	DnF	IFO	н	1	1	1	I	I			I	1	1	1	CFIF	OL,	DnFl	FOL					1	
Value after recei	4		_	0				_	0									L_	0					_			0		0	_	_		
value alter reser	<u> </u>	<u> </u>	<u> </u>		<u> </u>	- 1			<u> </u>									_	0	0		0	0	U	U	0	U	0	U	U	0	U	0
<ul> <li>Access in b</li> </ul>	ytes																																
Address(es):	USB	HS.	CFI	FOI	LL 40		001	141	i, U: Ib i	SBH	S.C	FIFO		4006 H 40	001	5h, 1		HS.C			. 400 OHI	400	16h		BHS.	CFI	OH	H 40		017	h. 0016	в	
	USB	HS	D1F	IFC	DLL 4	400	6 00	010	Ch, I	JSB	HS.	D1FI	FOL	H 4	006 (	001D	h, U	SBH	S.D	1FIF	он	. 400	06 00	)1Eh	, US	BHS	D1F	IFO	HH 4	1006	001	Fh	
	0000		_	_								1.04	1-00	1.1.40	1 6 4 6	647	b16	b15	h14	612	b12	b11	b10	60	<b>b</b> 8	1.7	LO			1.0	62	Ь1	<b>b0</b>
	631 Б	30	b29	b28	b27	7 Б2	26 bi	25	b24	b23	b22	2 621	D2L	1 015	DIC	617		015	014	1010	-		010	00	- 00	P/	DO	65	b4	D3	02		00
	631 Б	30 CF	b29 IFO	ь28 нн,	b27 DnF	ты IFC	26 Ы	25	b24	b23	622	FIFC		,DnF	IFO				с	FIF	DLH	,DnF	IFO	LH				FIFC	DLL,I	DnFl	FOL	<u>.</u>	00
Value after reset	ыз1 ы 0 (	30 CF	629 IFO	ь28 нн, 0	DnF	IFC	26 ы онн	25	b24 0	0	622 С	FIFC		,DnF	IFO		0	0	с 0	FIF		DnF	IFO		0	р/   		FIFC	DLL,I	DnFl 0	FOL		0
Value after resel	b31 b	30 CF	629 IFO 0	ь28 нн, 0	DnF	IFC	26 ы онн	0	b24 0	0	0	FIFC		DnF			0	0	с 0	FIF		DnF 0	IFOI		0	р/   		FIFC	DLL,I	DnFl 0	FOL		0
Value after reset	ыз1 ы 0 (	30 CF	629 IFO	ь28 нн, 0	DnF	IFC	28 b: DHH	0	0	0	0	FIFC		,DnF	IFOI		0	0	0	FIF		DnF	IFOI		0	0		FIFC	64 DLL,I	DnFI 0	FOL		0
Value after resel	b31 b	30 CF 0	629 IFO	ь28 нн, 0	DnF		26 Ы ОНН	25	0	0	0	FIFC		,DnF			0	0	0	FIF		DnF	IFOI		0	0	0	D5 FIFC	64 DLL,I	DnFl 0	FOL		0
Value after reset	b31 b	30 CF	629 IFO	ь28 нн,	DnF		26 Б ОНН	25	0	0	C			DnF			0	0	0	FIF		DnF			0	0		FIFC	0	DnFl 0	FOL		0
Value after reset	b31 b	30 CF	0	ь28 нн,	DnF			25 I	0	0	0	FIFC		DnF			<u>-</u>	0	0	FIF		DnF			0	0	0	FIFC	0	DnFI	FOL		0
Value after reset		30 CF	0	ь28 нн, 0	0 b27		26 Ы Н ЭНН		0	0	0			,DnF			0	0	0	FIF		DnF			0	0		FIFC	0	DnFI	FOL		0
Value after resel			0	ь28 нн,	0		26 b:		0	0	c	FIFC		,DnF			0	0	0	FIF		DnF			0			FIFC	DLL,I	DnFI	FOL		0
Value after reset			0	ь28 нн,	0		онн онн онн		0	0	C	FIFC		,DnF			0	0	0	FIF		DnF			0			FIFC 0	0 0	DnFI 0			0
Value after reset			0	ь28 нн,	0		28 b: Энн		0	0	0			,DnF			0	0	0			DnF			0			DD FIFC	0	DnFl	FOL		0
Value after reset			IFO	ь28 нн,	0				0	0	0			,DnF			0	0	0	FIF					0			FIFC 0	0				0
Value after resel			0	ь28 нн,	DnF				0	0				DnF			0	0	0	FIF		DnF			0			FIFC	0		FOL		



	b31 b3	0 ь29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16	b15	b14	b13	b12	b11	b10	ь9	ь8	b7	ь6	b5	b4	b3	b2	ь1	ы
	_ '	1	1 1			<u>і</u> і	- 1	- 1	- 1	- 1				FIE		RTI3	1.01			1	- 1	-	- 1	- 1	- 1	1			- 1	-	
			Ļ	<u> </u>	0	<u> </u>	_	_	_	_	_	•	<u> </u>	<u> </u>	<u> </u>			~	<u> </u>	_	_	_	_	_	_	_	0	Ļ	_		_
value after reset	0 0	U	U	U	U	U	U	U	U	0	U	U	0	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
Access in ha	alfword	s																													
Address(es):	USBH	S.CF		400	6 00	)14h.	USE	BHS.	CFI	FOH	400	6 00	)16h	Åb																	
	USBH	S.D1	FIFO	L 40	06 0	01C	h, U	SBH	S.D1	FIF	OH 4	4006	001	Eh																	
																b15	b14	b13	b12	b11	b10	ь9	b8	b7	<b>b</b> 6	b5	b4	b3	b2	b1	Ы
Value after reset																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<ul> <li>Access in by</li> </ul>	<i>y</i> tes																														
Address(es):	USBH USBH	S.CF		L 40	060	014	n. Bh															USE	BHS. USB	CFIF		H 40	06 0 IH 4	017	h. 001E	Bh.	
	USBH	S.D1	FIFO	LL 4	006	0010	Ch.																USE	BHS.	D1F	IFO	HH 4	1006	001	Fh	
																								Ь7	66	b5	b4	b3	b2	b1	Ы
																								_							
																									•	•	0	_	-		-

D1FIFO Port Register (D1FIFO)

# [Before]

#### Table 33.6 Endian operation in 32-bit access (MBW[1:0] = 10b)

BIGEND	b31 to b24	b23 to b16	b15 to b8	b7 to b0
0	Located at N+3	Located at N+2	Located at N+1	Located at N+0
1	Located at N+0	Located at N+1	Located at N+2	Located at N+3

## Table 33.7 Endian operation in 16-bit access (MBW[1:0] = 01b)

BIGEND	b31 to b24	b23 to b16	b15 to b8	b7 to b0
0	Access prohibited*1		Located at N+1	Located at N+0
1	Located at N+0	Located at N+1	Access prohibited*1	

## Table 33.8 Endian operation in 8-bit access (MBW[1:0] = 00b)

BIGEND	b31 to b24	b23 to b16	b15 to b8	b7 to b0
0	Access prohibited*1			Located at N+0
1	Located at N+0	Access prohibited*1		

[After]

#### Table 33.6 Endian operation in 32-bit access (MBW[1:0] = 10b)

BIGEND	CFIFO, D0FIFO, D1FIFO	CFIFO, D0FIFO, D1FIFO	CFIFO, D0FIFO, D1FIFO	CFIFO, D0FIFO, D1FIFO	
	b31 to b24	b23 to b16	b15 to b8	b7 to b0	Remarks
0	Located at N+3	Located at N+2	Located at N+1	Located at N+0	Transmission data is sent from address N+0. Received data is stored from address N+0.
1	Located at N+0	Located at N+1	Located at N+2	Located at N+3	Transmission data is sent from address N+3. Received data is stored from address N+3.



#### Table 33.7 Endian operation in 16-bit access (MBW[1:0] = 01b)

	•			•	
BIGEND	CFIFOL,	CFIFOL,	CFIFOH,	CFIFOH,	
	D0FIFOL,	D0FIFOL,	D0FIFOH,	D0FIFOH,	
	D1FIFOL	D1FIFOL	D1FIFOH	D1FIFOH	
	b15 to b8	b7 to b0	b15 to b8	b7 to b0	Remarks
0	Access prohibited	1*1	Located at N+1	Located at N+0	Transmission data is sent from
					address N+0. Received data is
					stored from address N+0.
1	Located at N+0	Located at N+1	Access prohibite	ed*1	Transmission data is sent from
					address N+1. Received data is
					stored from address N+1.

#### Table 33.8 Endian operation in 8-bit access (MBW[1:0] = 00b)

BIGEND	CFIFOLL,	CFIFOHH,
	D1FIFOLL,	D1FIFOHH,
	D0FIFOLL	D0FIFOHH
0	Access prohibited*1	Located at N+0
1	Located at N+0	Access prohibited*1

7. Table 59.1 Absolute maximum ratings

#### [Before]

Table 59.1 Absolute maximum ratings

Item	Symbol	Value	Unit
Power supply voltage	VCC, VCC_USB *2	-0.3 to +4.6	v
VBATT power supply voltage	VBATT	-0.3 to +4.6	v
Input voltage (except for 5V-tolerant ports*1)	Vin	-0.3 to VCC + 0.3	v
Input voltage (5V-tolerant ports*1)	Vin	-0.3 to +5.8	v
Reference power supply voltage	VREFH/VREFH0	-0.3 to VCC + 0.3	v
Analog power supply voltage	AVCC0 *2	-0.3 to +4.6	v
USBHS power supply voltage	VCC_USBHS	-0.3 to +4.6	v
USBHS analog power supply voltage	AVCC_USBHS	-0.3 to +4.6	v
Switching regulator power supply voltage	VCC_DCDC	-0.3 to +4.6	v
Analog input voltage	V <sub>AN</sub>	-0.3 to AVCC0 + 0.3	v
Operating temperature*3 *4	T <sub>opr</sub>	-40 to +105	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

# [After]

Table 59.1 Absolute maximum ratings

Item	Symbol	Value	Unit
Power supply voltage	VCC, VCC_USB *2	-0.3 to +4.6	v
VBATT power supply voltage	VBATT	-0.3 to +4.6	v
Input voltage (except for 5V-tolerant ports*1)	Vin	-0.3 to VCC + 0.3	v
Input voltage (5V-tolerant ports*1)	Vin	-0.3 to VCC+4.6 (max 5.8)	v
Reference power supply voltage	VREFH/VREFH0	-0.3 to VCC + 0.3	v
Analog power supply voltage	AVCC0 *2	-0.3 to +4.6	v
USBHS power supply voltage	VCC_USBHS	-0.3 to +4.6	v
USBHS analog power supply voltage	AVCC_USBHS	-0.3 to +4.6	v
Switching regulator power supply voltage	VCC_DCDC	-0.3 to +4.6	v
Analog input voltage	V <sub>AN</sub>	-0.3 to AVCC0 + 0.3	٧
Operating temperature*3 *4	T <sub>opr</sub>	-40 to +105	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C



8. Table 59.4 I/O  $V_{\text{IH}},\,V_{\text{IL}}$ 

# [Before]

Table 59.4 I/O V\_{IH}, V\_{IL}

ltem			Symbol	Min	Тур	Max	Unit					
Schmitt trigger	Peripheral	IIC (except for	VIH	VCC × 0.7	-	VCC + 0.3	V					
input voltage	function pin	SMBus)*1	VIL	-0.3	-	VCC × 0.3	1					
			ΔV <sub>T</sub>	VCC × 0.05	-	-						
		IIC (except for	VIH	VCC × 0.7	-	5.8	7					
		SMBus)*2	VIL	-0.3	-	VCC × 0.3	1					
			ΔV <sub>T</sub>	VCC × 0.05	-	-	1					
		5V-tolerant ports"3	VIH	VCC × 0.8	-	5.8	1					
			VIL	-0.3	-	VCC × 0.2	1					
			$\Delta V_T$	VCC × 0.05	-	-	1					
		RTCIC0, RTCIC1, RTCIC2 (When Voter power	VIH	V <sub>BATT</sub> × 0.8	-	VBATT + 0.3						
			VIL	-0.3	-	VBATT × 0.2						
		supply is selected)	ΔV <sub>T</sub>	V <sub>BATT</sub> × 0.05	-	-	1					
		Other input pins*4	VIH	VCC × 0.8	-	VCC + 0.3	1					
			VIL	-0.3	-	VCC × 0.2	1					
Ports			ΔV <sub>T</sub>	VCC × 0.05	-	-	1					
	Ports	5V-tolerant ports*5	VIH	VCC × 0.8	-	5.8	1					
			VIL	-0.3	-	VCC × 0.2	1					
		Other input pins*6	VIH	VCC × 0.8	-	VCC + 0.3	1					
			VIL	-0.3	-	VCC × 0.2	1					
	_		_				_					

# [After]

Table 59.4 I/O VIH, VIL

ltem			Symbol	Min	Тур	Max	Uni				
Schmitt trigger	Peripheral	IIC (except for	VIH	VCC × 0.7	-	VCC + 0.3	٧				
input voltage	function pin	SMBus)*1	SMBus)*1	SMBus)*1	SMBus)*1	SMBus)*1	VIL	-0.3	-	VCC × 0.3	1
			ΔV <sub>T</sub>	VCC × 0.05	-	-	1				
		IIC (except for	VIH	VCC × 0.7	-	VCC +3.5 (max 5.8)	1				
		SMBus)*2	VIL	-0.3	-	VCC × 0.3	1				
			ΔV <sub>T</sub>	VCC × 0.05	-	-	1				
		5V-tolerant ports"3	VIH	VCC × 0.8	-	VCC +3.5 (max 5.8)	1				
			VIL	-0.3	-	VCC × 0.2	1				
			ΔV <sub>T</sub>	VCC × 0.05	-	-	1				
		RTCICO, RTCIC1,	VIH	V <sub>BATT</sub> × 0.8	-	VBATT + 0.3	1				
		RTCIC2 (When Values nower	VIL	-0.3	-	VBATT × 0.2	1				
		supply is selected)	ΔV <sub>T</sub>	V <sub>BATT</sub> × 0.05	-	-	1				
		Other input pins*4	VIH	VCC × 0.8	-	VCC + 0.3	1				
			VIL	-0.3	-	VCC × 0.2	1				
			ΔV <sub>T</sub>	VCC × 0.05	-	-	1				
	Ports	5V-tolerant ports*5	VIH	VCC × 0.8	-	VCC +3.5 (max 5.8)	1				
			VIL	-0.3	-	VCC × 0.2	1				
		Other input pins*6	VIH	VCC × 0.8	-	VCC + 0.3	1				
			V	-0.3	-	VCC × 0.2	1				



# 9. 23.3.4 Automatic Dead Time Setting Function

#### [Before]

By setting GTDTCR, a compare match value for a negative waveform with dead time obtained by a compare match value for a positive waveform (GTCCRA value) and specified dead time values (GTDVU and GTDVD values) can automatically be set to GTCCRB. The automatic dead time setting function can be used in saw-wave one-shot pulse mode and all the triangle PWM modes.

Dead time can be separately set for the first half and second half of a waveform. Dead time for the transition in the first half of a negative waveform is set in GTDVU and that in the second half is set in GTDVD. The same dead time can also be set for the first and second halves.

GTDBU can be used as a buffer register of GTDVU, and GTDBD can be used as a buffer register of GTDVD. Buffer transfer is performed at the cycle end at an GTCNT overflow (during up-counting) or an underflow (during down-counting) or GTCNT counter clear for saw waves and at the trough for triangle waves.

Writing to GTCCRB is prohibited when the automatic dead time setting function is used. Dead time setting beyond the cycle is also prohibited. Values for automatic dead time setting can be read from GTCCRB. The automatic dead time value setting to GTCCRB is performed at the next count clock cycle when registers that are used for calculating the automatic dead time value are updated.

The way to rewrite GTDVm is differed by GPT channel numbers.

# [After]

By setting GTDTCR, a compare match value for a negative waveform with dead time obtained by a compare match value for a positive waveform (GTCCRA value) and specified dead time values (GTDVU and GTDVD values) can automatically be set to GTCCRB. The automatic dead time setting function can be used in saw-wave one-shot pulse mode and all the triangle PWM modes.

Dead time can be separately set for the first half and second half of a waveform. Dead time for the transition in the first half of a negative waveform is set in GTDVU and that in the second half is set in GTDVD. The same dead time can also be set for the first and second halves by setting GTDTCR.TDFER bit to 1.

GTDBU can be used as a buffer register of GTDVU, and GTDBD can be used as a buffer register of GTDVD. Buffer transfer is performed at the cycle end at an GTCNT overflow (during up-counting) or an underflow (during down-counting) or GTCNT counter clear for saw waves and at the trough for triangle waves.

The compare match value set by automatic dead time setting function can be confirmed by reading from GTCCRB. Writing to GTCCRB is prohibited when the automatic dead time setting function is used.

Dead time setting beyond the cycle is prohibited. When a dead time error occurs, the compare match values for positive and negative waveforms are adjusted to generate the waveforms with the dead time as shown in Table 23.7. The adjusted value for the negative waveform is set for GTCCRB automatically. The adjusted value for the positive waveform is used as internal signal and not set for GTCCRA.

In saw-wave one-shot pulse mode, when the adjusted value is beyond the cycle or the adjusted waveform toggle points are in disorder, the complementarity of the waveforms is not guaranteed.

In triangle-wave mode, when the dead time is beyond the cycle by setting the value GTCCR = 0 or  $GTCCRA \ge GTPR$  for GTCCRA, the output protection function keeps the level of output. For details, see section 23.8.4. When  $GTCCRA \ge GTPR+GTDVm$ , GTPR-1 is set for GTCCRB as the upper limit value.

The automatic dead time value setting to GTCCRB is performed at the next count clock cycle when registers that are used for calculating the automatic dead time value are updated.



PWM output	Count	First half	Condition of dood time orror	Compare match value after adjusting				
operating mode	direction	/second half	Condition of dead time error	Positive waveform	Negative waveform			
	Lin	First half	GTCCRA - GTDVU < 0	GTDVU	0			
Saw-wave	Op	Second half	GTCCRA + GTDVD > GTPR	GTPR-GTDVD	GTPR			
mode	Down	First half	GTCCRA + GTDVU > GTPR	GTPR-GTDVU	GTPR			
	Down	Second half	GTCCRA - GTDVD < 0	GTDVD	0			
Triangle-wave PWM	Up	(First half)	GTCCRA - GTDVU ≤ 0	GTDVU+1	1			
mode 1/2/3	Down	(Second half)	GTCCRA - GTDVD < 0	GTDVD	0			

The way to rewrite GTDVm differs by GPT channel numbers.

Table 23.6 Compare match value after adjusting for dead time error

## 10. 23.8.4.4 Restricted Specification of Output Protection Function

#### [Before]

The value of the GTCCRA register must be set within the range of (0 < GTCCRA < GTPR) at count start. If an incorrect value is set in the GTCCRA register during counting (a setting outside the range of 0 < GTCCRA < GTPR), the output protection function deactivates the level of one of the positive and negative outputs. The function does not operate correctly if counting starts with an incorrect value set in GTCCRA.

#### [After]

The value of the GTCCRA register must be set within the range of (0 < GTCCRA < GTPR) at count start. If an incorrect value is set in the GTCCRA register during counting (a setting outside the range of 0 < GTCCRA < GTPR), the output protection function deactivates the level of one of the positive and negative outputs. The function does not operate correctly if the following conditions are not satisfied:

• 0 < GTCCRA < GTPR when counting starts

• GTCCRA < GTPR + GTDVD - 1 during buffer transfer at crests

• When GTCCRA is greater than or equal to GTPR during buffer transfer at troughs, GTCCRA > GTDVU + 1.

11. 23.10.2 GTCCRn Settings during Compare Match Operation (n = A to F)

## [Before]

(1) When automatic dead time setting is made in triangle-wave PWM mode

The GTCCRA register must satisfy the following conditions: GTDVU < GTCCRA, GTDVD < GTCCRA, and GTCCRA < GTPR.

When the setting of GTCCRA = 0 or GTCCRA  $\geq$  GTPR is made during count operation, the output protection function is activated.

You must set 0 < GTCCRA < GTPR at count start. Otherwise, the output protection function cannot be activated correctly. For details, see section 23.8.4, Output Protection Function for GTIOC Pin Output.

## [After]

(1) When automatic dead time setting is made in triangle-wave PWM mode

The GTCCRA register must satisfy the following conditions: GTDVU < GTCCRA, GTDVD < GTCCRA, and GTCCRA < GTPR.

When the setting of GTCCRA = 0 or GTCCRA  $\geq$  GTPR is made during count operation, the output protection function is activated. However, the function does not operate correctly if the following conditions are not satisfied:



- 0 < GTCCRA < GTPR when counting starts
- · GTCCRA < GTPR + GTDVD 1 during buffer transfer at crests
- When GTCCRA is greater than or equal to GTPR during buffer transfer at troughs, GTCCRA > GTDVU + 1.

For details, see section 23.8.4, Output Protection Function for GTIOC Pin Output.

- 12. Figure 11.7 Setting example of using SCI0 in Snooze mode entry
  - [Before]







#### 13. Table 59.42 A/D internal reference voltage characteristics

[Before]

Item	Min	Тур	Max	Unit	Test conditions
A/D internal reference voltage	1.20	1.25	1.30	V	-

[After]

Item	Min	Тур	Max	Unit	Test conditions
A/D internal reference voltage	1.20	1.25	1.30	V	-
Sampling time	4.15	-	-	μs	-

# 14. 33.2.25 USB Address Register (USBADDR)

#### [Before]

Bit	Symbol	Bit name	Description	R/W
b10 to	STSRECOV0[2:0]	Status	Recovery in device controller mode	R/W
b8		Recovery	b10 b8	
		,	0 0 1: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] =	
			010b), bits INTSTS0.DVSQ[2:0] = 001b (Default state)	
			0 1 0: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] =	
			010b), bits INTSTS0.DVSQ[2:0] = 010b (Address state)	
			0 1 1: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] =	
			010b), bits INTSTS0.DVSQ[2:0] = 011b (Configured state)	
			1 0 1: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] =	
			011b), bits INTSTS0.DVSQ[2:0] = 001b (Default state)	
			1 1 0: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] =	
			011b), bits INTSTS0.DVSQ[2:0] = 010b (Address state)	
			1 1 1: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] =	
			011b), bits INTSTS0.DVSQ[2:0] = 011b (Configured state).	

# [After]

Bit	Symbol	Bit name	Description	R/W
b10 to b8	STSRECOV0[2:0]	Status Recovery	<ul> <li>Recovery in device controller mode</li> <li><sup>b10</sup> b8</li> <li>0 0 1: Return to the full-speed connection and Default state</li> <li>0 1 0: Return to the full-speed connection and Address state</li> <li>0 1 1: Return to the full-speed connection and Configured state</li> <li>1 0 0: Return to the suspend connection and Suspend state</li> <li>1 0 1: Return to the high-speed connection and Default state</li> <li>1 0: Return to the high-speed connection and Address state</li> <li>1 1: Return to the high-speed connection and Address state</li> </ul>	R/W

# 15. 15.3.21 Bus Error Address Register (BUSnERRADD) (n = 1 to 11)

[Before]





[After]																
	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
		•					В	ERAD	0[31:16	6]			•			
Value after reset	Х	x	Х	x	х	X	X	x	X	х	Х	X	x	X	X	x
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
							E	BERAI	D[15:0	]						
Value after reset	x	х	Х	X	x	x	X	x	Х	x	Х	X	x	x	X	x
16. 15.3.22 Bus Error Status Register (BUSnERRSTAT) (n = 1 to 11)																
[Before]	h7	h6	h5	h4	h2	<b>b</b> 0	h1	<b>b</b> 0								
	ERRS	00	05	04	03	02		ACCS								
Value after reset			-	-	-	-	-	TAT 0								
value alter reset	0	U	U	0	U	Ū	Ū	U								
[After]																
	b7	b6	b5	b4	b3	b2	b1	b0	I							
	ERRS TAT	-	-	-	-	-	-	ACCS TAT								
Value after reset	0	0	0	0	0	0	0	Х								
17 22 2 40 Doop So	fluoro	Stone	16.711	יד חכ		iver C	ontro		Aonita		viotor	יו וס חי		`		
IReforel	ilware	Staric			ansce		ontro		viornito	n Reç	JISLEI	UPU.	SRUR	.)		
	h31	h30	h29	h28	h27	h26	h25	h24	h23	h22	h21	h20	h19	h18	h17	b16
		-	-	-	-	-	-	- 50	DVBS	-	DOVC	DOVC	-	-	-	-
Value after reset	0	0	0	0	0	0	0	0	TSHM 0	0	внм 0	анм 0	0	0	0	0
	h15	h14	h12	h10	h11	h10	hQ	h0	h7	<b>b6</b>	h5	b4	h2	h2	h1	<b>b</b> 0
		014	013				Da	Do	07	00	05	04	03	02		00
Value after reset		-	-	-	-	-	-	-	-	-	-	-	-	-	-	
value alter reset	U	U	U	0	U	U	U	U	U	0	0	U	U	U	U	0
[After]																
[]	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	-	-	-	-	_	_	_	_	DVBS	_	DOVC	DOVC	_	_	_	-
Value after reset	0	0	0	0	0	0	0	0	TSHM X	0	X BHM	AHM X	0	0	0	0
	h15	h14	h13	h12	h11	h10	hQ	hQ	h7	<b>h</b> 6	h5	h/	h3	h2	h1	b0
		514	513			510	50	50	57	00	-	<del>.</del>	5		-	
Value after reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	J	Ŭ	Ŭ	Ŭ	Ŭ	Ū	Ū	U	U	J	J	Ū	Ū	Ŭ	Ŭ	0



18. 43.2.12 SD INFO1 Interrupt Mask Register (SD_INFO1_MASK)																
[Before]																
	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	-	-	-	-	-	-	SDD3I NM	SDD3 RMM	-	-	-	SDCD NM	SDCD RMM	ACEN DM	-	RSPE NDM
Value after reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1
[After]																
	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	-	-	-	-	-	-	SDD3I NM	SDD3 RMM	-	-	-	SDCD NM	SDCD RMM	ACEN DM	-	RSPE NDM
Value after reset	0	0	0	0	0	0	1	1	0	0	0	1	1	1	0	1
19. 43.2.15 Transfer L	Jata L	ength	i Regi	ster (	SD_S	IZE)										
[веюге]	<b>h</b> 04	h 0.0	h 00	h 0.0	h 07	L 0.0	L 05	<b>LO</b> 4	h 00	L 00	<b>L</b> 04	h 00	L 40	h 4 0	647	h 4 0
	031	030	b29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	810	D17	D16
Value after reset	0	0	-	-	- 0	-	-	- 0	-	-	-	-	- 0	- 0	-	- 0
	h15	- h14	- h13	- h12	- h11	- h10	hQ	hß	h7	b6	h5	h/	h3	h2	h1	ь0
	-	-	-	-	-	-	100		57	00	LEN	[9:0]		52		50
Value after reset	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0
[After]																
-	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	-	-	-	-	-	-	I	I	•	•	LEN	[9:0]	I	I	•	
Value after reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0



20. 43.2.21 SDIO Interrupt Flag Register (SDIO\_INFO1)

[Before]

Note 1. The flag value does not change even when set to 1. If 0 is written to this flag, it becomes 0.

# [After]

Note 1. Only 0 can be written to clear the bit.

21. Table 13.1 Association between PRCR bits and registers to be protected

# [Before]

PRCR bit	Registers to be protected	
PRC1	•	Registers related to the battery backup function: VBTBKRn (n = 0 to 511)

#### [After]

PRCR bit	Registers to be protected
PRC1	<ul> <li>Registers related to the battery backup function:</li> </ul>
	VBTBKRn (n = 0 to 511), VBTICTLR

# 22. Table 19.1 ELC specifications

#### [Before]

Parameter	Specifications
Event link function	270 types of event signals can be directly connected to modules. The ELC can generate an ELC event signal, and events that activate the DMAC and DTC.

# [After]

Parameter	Specifications
Event link function	270 types of event signals can be directly connected to modules. The ELC can
	generate an ELC event signal, and events that activate the DTC.

#### 23. Figure 19.1 ELC block diagram (n = 0 to 18)

[Before]





24. 19.2.2 Event Link Software Event Generation Register n (ELSEGRn) (n = 0, 1)

[Before]

SEG bit (Software Event Generation)

A software event can trigger a linked DTC and DMAC event.

[After]

SEG bit (Software Event Generation)

A software event can trigger a linked DTC event.

#### 25. Table 19.4 Module operations when event occurs

[Before]

Module	Operations when event occurs
DMAC/DTC	Start DMAC data transfer, and start DTC data transfer

# [After]

Module	Operations when event occurs
DTC	Start DTC data transfer

