概览

简介

The 82P33931 Synchronization System for IEEE 1588 is comprised of software and hardware designed to meet the needs of IEEE 1588 slave clock and master clock applications. The system includes a clock recovery servo software (Servo) that runs on an external processor and Synchronization Management Unit (SMU) hardware. The Servo recovers accurate and stable electrical synchronization signals from packet based references generated by IEEE 1588 masters. The Servo is capable of filtering the effects of Packet Delay Variation (PDV) often present in IEEE 1588 unaware networks.

The SMU hardware provides tools to manage timing references, clock sources and timing paths for IEEE 1588 and Synchronous Ethernet (SyncE) based clocks. The device supports up to three independent timing paths that control: IEEE 1588 clock synthesis; SyncE clock generation; and general purpose frequency translation. The device supports physical layer timing with Digital PLLs (DPLLs) and it supports packet based timing with Digitally Controlled Oscillators (DCOs). Input-to-input, input-to-output and output-to-output phase skew can all be precisely managed. The device outputs low-jitter clocks that can directly synchronize 40GBASE-R, 10GBASE-R and 10GBASE-W and lower-rate Ethernet interfaces; as well as CPRI/OBSAI, SONET/SDH and PDH interfaces and IEEE 1588 Time Stamp Units (TSUs).

The 82P33931-1 is no longer recommended for new designs. The only difference between the 82P33931-1 and the 82P33931 is that the 82P33931-1 relied on a proprietary PTP stack, whereas the 82P33931 relies on the Linux PTP stack, which is open source.

For more information or to request documentation, please contact your local Renesas sales representative.

特性

  • Includes clock recovery servo software, and Synchronization Management Unit (SMU) hardware
  • Implements ITU-T Telecom Profiles
  • Operates as IEEE 1588 / PTP slave or master
  • Recovers accurate and stable synchronization signals from packet based IEEE 1588 / PTP master
  • Reference trackers filter packet synchronization noise from IEEE 1588 unaware networks
  • PTP clocks comply with ITU-T G.8273.2 and G.8263
  • Physical layer clocks comply with ITU-T G.8262 for Synchronous Ethernet Equipment Clock (EEC), and G.813 for Synchronous Equipment Clock (SEC), and Telcordia GR-253-CORE for Stratum 3 and SONET Minimum Clock (SMC)
  • System-wide precise 1PPS (Pulse Per Second) time of day alignment is supported with programmable input-to-input, input-to-output and output-to-output phase delays: sub-ns resolution
  • Generates clocks for: 10GBASE-R, 10GBASE-W, 40GBASE-R and CPRI/OBSAI interfaces without external jitter attenuators: jitter generation <0.3 ps RMS (10 kHz to 20 MHz)
  • Eases local oscillator sourcing by supporting any of eight common TCXO/OCXO frequencies for the System Clock: 10 MHz, 12.8 MHz, 13 MHz, 19.44 MHz, 20 MHz, 24.576 MHz, 25 MHz or 30.72 MHz
  • 144 pin CABGA package

产品对比

应用

文档

设计和开发

软件与工具

软件与工具

Software title
Software type
公司
Timing Commander
Timing Commander™ 是一个基于 Windows™ 的创新软件平台,通过这个平台,系统设计工程师可以通过直观且灵活的图形用户界面 (GUI) 对精密的计时设备进行配置、编程和监控。
Code Generator 瑞萨电子
1 item

软件下载

类型 文档标题 日期
软件和工具 - 软件 登录后下载 ZIP 18.02 MB
软件和工具 - 其他 登录后下载 TCP 4.00 MB
2 items

模型