The HI-506/HI-507 and HI-508/HI-509 monolithic CMOS multiplexers each include an array of sixteen and eight analog switches respectively, a digital decoder circuit for channel selection, voltage reference for logic thresholds, and an enable input for device selection when several multiplexers are present. The Dielectric Isolation (DI) process used in fabrication of these devices eliminates the problem of latchup. DI also offers much lower substrate leakage and parasitic capacitance than conventional junction isolated CMOS (see Application Note AN520). The switching threshold for each digital input is established by an internal +5V reference, providing a guaranteed minimum 2. 4V for logic 1 and maximum 0. 8V for logic 0. This allows direct interface without pullup resistors to signals from most logic families: CMOS, TTL, DTL and some PMOS. For protection against transient overvoltage, the digital inputs include a series 200Ω resistor and diode clamp to each supply. The HI-506 is a single 16-channel, the HI-507 is an 8-channel differential, the HI-508 is a single 8-channel and the HI-509 is a 4-channel differential multiplexer. If input overvoltages are present, the HI-546/HI-547/HI-548/ HI-549 multiplexers are recommended.
文档标题 | 类型 | 日期 | |
---|---|---|---|
PDF1013 KB
|
数据手册
|
||
PDF468 KB
|
应用文档
|
||
PDF338 KB
|
应用文档
|
||
PDF195 KB
|
应用文档
|
||
PDF302 KB
|
应用文档
|
||
PDF300 KB
|
应用文档
|
||
PDF270 KB
|
应用文档
|
||
PDF4.89 MB
|
手册
|
||
PDF364 KB
|
手册
|
||
PDF603 KB
|
End Of Life Notice
|
||
PDF257 KB
|
Price Increase Notice
|
||
PDF227 KB
|
Price Increase Notice
|
||
PDF282 KB
|
Product Advisory
|
||
PDF260 KB
|
产品变更通告
|
||
PDF174 KB
|
产品变更通告
|
||
PDF152 KB
|
产品变更通告
|
||
PDF86 KB
|
产品变更通告
|
||
PDF147 KB
|
产品变更通告
|
||
PDF138 KB
|
产品变更通告
|
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.