

# ISL73847SEH 2-Phase Design Example with Calculations

The purpose of this document is to provide an example of how to calculate supporting components for the ISL73847SEH 2-phase applications. This document also introduces an Excel design calculator that automatically calculates all these values.

# **Contents**

1.	2-Pha	2-Phase Design			
	1.1	Initial Design Values	2		
	1.2	Determining the Frequency Select Resistor			
	1.3	Determining the Output Voltage Feedback Resistors			
	1.4	Determining the Current-Sense Resistor	3		
	1.5	Determining the Output Inductor	4		
	1.6	Determining the Slope Compensation Resistor	4		
	1.7	Determining the Error-Amplifier Compensation Resistor	5		
	1.8	Determining the Output Capacitance	5		
	1.9	Determining the Error-Amplifier Compensation Capacitor	6		
	1.10	Determining the Pole Capacitor	6		
	1.11	Determining the Droop Regulation Resistor and Capacitor	6		
	1.12	Determining the Soft-Start Capacitor and In-Rush Current	7		
	1.13	Summary of all the Calculated Component Values	8		
2.	Conc	lusion	9		
3.	Revis	sion History	9		



# 1. 2-Phase Design

### 1.1 Initial Design Values

List out all the initial design values and any ISL73847SEH required parameters.

- V<sub>IN</sub> = 12V
- V<sub>OUT</sub> = 1V
- $V_{RFF} = 0.6V$
- I<sub>OUT(MAX)</sub> = 50A
- n = 2 (number of phases)
- f<sub>SW</sub> = 500kHz
- A<sub>CSA</sub> = 8mV/mV
- I<sub>STEP</sub> = 25A
- tran<sub>percent</sub> = 2%
- g<sub>m(EA)</sub> = 4mA/V
- DRP<sub>percent</sub> = 4%
- I<sub>DROOP</sub> = 19.9µA
- t<sub>SS</sub> = 1ms
- $I_{SS} = 10 \mu A$

# 1.2 Determining the Frequency Select Resistor

The default internal switching frequency of the ISL73847SEH is 500kHz. To change the switching frequency, use a pull-down resistor from the FS pin to GND. Refer to the EC table in the datasheet for the recommended  $R_{FS}$  resistor values for 250kHz, 500kHz, 1MHz, and 1.5MHz switching frequencies, as these have been verified extensively. Use Equation 1 for other frequencies to calculate  $R_{FS}$  with less than 10% error, where  $f_{OSC}$  is twice the switching frequency ( $f_{SW}$ ).

(EQ. 1) 
$$R_{FS}[k\Omega] = \left(\frac{56497}{f_{SW}[kHz]}\right) - 20.96$$

$$R_{FS} = \left(\frac{56497}{1,000}\right) - 20.96$$

$$\therefore R_{FS} = 92k\Omega \rightarrow 94.2k\Omega$$

The equation suggests using a  $92k\Omega$  R<sub>FS</sub> resistor. However, the EC table shows that a  $94.2k\Omega$  resistor gives a 1MHz internal oscillator frequency (500kHz PWM output switching frequency).



# 1.3 Determining the Output Voltage Feedback Resistors

The required output voltage is 1V, the internal voltage reference is 0.6V typical, and as a starting point Renesas suggests making  $R_1$  4.99k $\Omega$ .

**(EQ. 2)** 
$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_2}{R_1}\right)$$

Rearrange the equation:

(EQ. 3) 
$$R_2 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R_1$$
 
$$R_2 = \left(\frac{1}{0.6} - 1\right) \times 4.99 \text{k}\Omega$$
 
$$\therefore R_2 = 3.327 \text{k}\Omega$$

A good option for  $R_2$  is a 3.32k $\Omega$  resistor with ±0.1% tolerance. Calculating the output voltage with this value gives an output voltage of 0.999V.

# 1.4 Determining the Current-Sense Resistor

The target current-sense amplifier input voltage is 50mV, maximum output current is 50A, the number of phases is two, and the OCP1 sense voltage is 75mV.

$$(\textbf{EQ. 4)} \qquad \mathsf{R}_{\mbox{SEN}}[\Omega] = \frac{\mathsf{V}_{\mbox{SEN}}[\mbox{V}] \times \mbox{n}}{\mathsf{I}_{\mbox{OUT}(\mbox{MAX})}[\mbox{A}]}$$

$$\mathsf{R}_{\texttt{SEN}} = \frac{50 \times 10^{-3} \times 2}{50}$$

$$\therefore R_{\text{SEN}} = 2m\Omega$$

(EQ. 5) 
$$P_{RSEN}[W] = \frac{V_{OCP1}[V]^2}{R_{SEN}[\Omega]}$$

$$\mathsf{P}_{\mathsf{RSEN}} = \frac{75 \times 10^{-32}}{2 \times 10^{-3}}$$

$$P_{RSEN} = 2.8W$$



### 1.5 Determining the Output Inductor

Use Equation 6 to calculate a good estimate for the output inductor based on a required ripple current, where  $I_{OUT} = n \times I_{PHASE}$ .

(EQ. 6) 
$$L_{REC}[H] = \frac{(V_{IN} - V_{OUT})[V] \times D \times n}{k \times f_{SW}[Hz] \times I_{OUT(MAX)}[A]}$$

The input voltage is 12V, the calculated output voltage is 0.999V, the duty cycle is D = 1V/12V = 0.0833, the output switching frequency is 500kHz, the number of phases is 2, the required ripple current (k) is 30% and the max output current is 50A (2x25A).

$$\therefore L_{REC} = \frac{(12 - 0.999) \times 0.0833 \times 2}{500 \times 10^{3} \times 50} = 244.5 \text{nH}$$

A good option for the inductor between the calculated minimum and maximum inductor values is  $L_{SEL}$  = 220nH. This value is also close to the recommended value of 244nH, which targets a 30% total ripple current. Use Equation 7 to calculate the actual inductor ripple percentage for the chosen inductor.

(EQ. 7) 
$$ripple[\%] = \frac{(V_{IN} - V_{OUT})[V] \times D \times n}{f_{SW}[Hz] \times I_{OUT(MAX)}[A] \times L_{SEL}[H]}$$

$$\therefore \text{ripple} = \frac{(12 - 0.999) \times 0.0833 \times 2}{(500 \times 10^{3}) \times 50 \times (220 \times 10^{-9})} = 33.3\%$$

# 1.6 Determining the Slope Compensation Resistor

Use Equation 8 to calculate the slope compensation resistor.  $R_{SEN}$  is  $2m\Omega$ ,  $R_{FS}$  is  $94.2k\Omega$ ,  $V_{OUT}$  is 0.999V, k is 25kV/s,  $L_{SEL}$  is 220nH. If the  $R_{SLOPE}$  calculated is less than  $25k\Omega$ , increase the  $L_{SEL}$ , and vice versa if  $R_{SLOPE}$  is greater than  $100k\Omega$ .

(EQ. 8) 
$$R_{SLOPE}[\Omega] = \frac{R_{SEN}[\Omega] \times R_{FS}[\Omega] \times V_{OUT}[V]}{k \times L_{SEL}}$$

$$\therefore R_{SLOPE} = \frac{2 \times 10^{-3} \times 94.2 \times 10^{3} \times 0.999}{25 \times 10^{3} \times 220 \times 10^{-9}} = 34.23 \text{k}\Omega$$

The equation suggests a 34.23k $\Omega$  R<sub>SI OPE</sub> value, which is between 25k $\Omega$  and 100k $\Omega$ . A good option is 34.8k $\Omega$ .



# 1.7 Determining the Error-Amplifier Compensation Resistor

To calculate the output capacitor and compensation values,  $\Delta V_{OUT}$  and  $\Delta I_{OUT}$  must be known.  $\Delta V_{OUT}$  is the amount of output voltage deviation during a load step, in this example it is  $2\% \times 0.999V = 19.98 \text{mV}$ , and  $\Delta I_{OUT}$  is the load step which is 25A. With these two known values, use Equation 9 to calculate the equivalent load-line output impedance  $R_{LL}$ .

(EQ. 9) 
$$R_{LL} = \frac{\Delta V_{OUT}}{\Delta I_{OUT}}$$

$$\therefore R_{LL} = \frac{19.98 \times 10^{-3}}{25} = 0.8 \text{m}\Omega$$

With the load-line impedance, use Equation 10 to calculate RCOMP, where  $V_{OUT}$  is 0.999V,  $R_{SEN}$  is  $2m\Omega$ ,  $A_{CSA}$  is 8mV/mV, n is 2,  $V_{REF}$  is 0.6V,  $g_{m(EA)}$  is 4mS, and  $R_{LL}$  is 0.8m $\Omega$ .

$$\text{(EQ. 10)} \quad \mathsf{R}_{COMP} = \frac{\mathsf{V}_{OUT}[V] \times \mathsf{R}_{SEN}[\Omega] \times \mathsf{A}_{CSA}[mV/mV]}{\mathsf{n} \times \mathsf{V}_{REF}[V] \times \mathsf{g}_{m(EA)}[A/V] \times \mathsf{R}_{LL}[\Omega]}$$

(EQ. 11) 
$$R_{COMP} = \frac{0.999 \times 2 \times 10^{-3} \times 8}{2 \times 0.6 \times 4 \times 10^{-3} \times 0.8 \times 10^{-3}} = 4.17 \text{k}\Omega$$

A good compensation resistor is a  $4.22k\Omega$ .

### 1.8 Determining the Output Capacitance

Use Equation 12 to determine the minimum output capacitance. The compensation resistor is  $4.22k\Omega$ , the error amplifier transconductance is 4mA/V or 4mS, the internal voltage reference is 0.6V,  $f_T$  is the converter unity-gain frequency, which Renesas recommends setting a decade below the switching frequency  $(f_T = f_{SW}/10 = 500kHz/10 = 50kHz)$ ,  $A_{CSA}$  is 8mV/mV, and the calculated output voltage is 0.999V.

$$\text{(EQ. 12)} \quad C_{OUT(MIN)} = \frac{n \times R_{COMP}[\Omega] \times g_{m(EA)}[V/A] \times V_{REF}[V]}{2\pi \times f_{T}[Hz] \times A_{CSA}[mV/mV] \times R_{SEN}[\Omega] \times V_{OUT}[V]}$$

A good option is paralleling twenty-four 220µF capacitors, or twelve per phase, which gives 5280µF of bulk output capacitance. Optimizing this value is outside the scope of this paper; however, it is explained in the application note Selecting Input and Output Capacitors for the ISL73847SEH.

With the actual output capacitor value chosen, recalculate  $f_T$  by rearranging Equation 12 to create Equation 13.

$$\text{(EQ. 13)} \hspace{0.5cm} \textbf{f}_{T}[\text{Hz}] = \frac{n \times R_{COMP}[\Omega] \times g_{m(EA)}[\text{V/A}] \times V_{REF}[\text{V}]}{2\pi \times C_{OUT}[\text{F}] \times A_{CSA}[\text{mV/mV}] \times R_{SEN}[\Omega] \times V_{OUT}[\text{V}]}$$

$$\therefore f_{T}[Hz] = \frac{2 \times 4.22 \times 10^{3} \times 4 \times 10^{-3} \times 0.6}{2\pi \times 5280 \times 10^{-6} \times 8 \times 2 \times 10^{-3} \times 0.999} = 38kHz$$



## 1.9 Determining the Error-Amplifier Compensation Capacitor

Use Equation 14 to determine the error-amplifier compensation capacitor.  $f_Z$  is the zero frequency of the error amplifier. Renesas recommends setting the zero formed by  $R_{COMP}$  and  $C_{COMP}$  a decade smaller than the  $f_T$  ( $f_Z = f_T/10 = 38kHz/10 = 3.8kHz$ ), where  $R_{COMP}$  is  $4.22k\Omega$ .

(EQ. 14) 
$$C_{COMP}[F] = \frac{1}{2\pi \times f_Z[Hz] \times R_{COMP}[\Omega]}$$

$$\therefore C_{COMP} = \frac{1}{2\pi \times 3.8 \times 10^3 \times 4.22 \times 10^3} = 9.88 \text{nF}$$

A good option for the compensation capacitor is 10nF.

### 1.10 Determining the Pole Capacitor

Adding a pole capacitor is recommended to cancel out the zero formed by the equivalent bulk output capacitance and ESR. To determine the pole capacitor, first determine the equivalent total ESR of the parallel combination of output capacitors. The  $220\mu F$  output capacitors chosen have  $6m\Omega$  of ESR individually, so the parallel combination of twenty-four of these output capacitors have an equivalent total ESR of  $6m\Omega/24 = 0.250m\Omega$ , as shown in Equation 15.

*Note:* This equation and the ones that follow apply only if all capacitors in parallel are identical with equal capacitance and ESR values.

(EQ. 15) 
$$ESR_{TOTAL}[\Omega] = \frac{ESR[\Omega]}{\# \text{ of capacitors}}$$

$$\therefore \text{ESR}_{\text{TOTAL}} = \frac{6 \times 10^{-3}}{24} = 0.250 \text{m}\Omega$$

Optimizing this value is outside the scope of this paper; however, it is explained in the application note *Selecting Input and Output Capacitors for the ISL73847SEH.* 

Lastly, add a pole to the controller loop at the same frequency as the zero formed by the equivalent C<sub>OUT</sub> and ESR, using Equation 16.

(EQ. 16) 
$$C_{POLE}[F] = \frac{C_{OUT}[F] \times ESR[\Omega]}{R_{COMP}[\Omega]}$$

$$\therefore C_{POLE} = \frac{5280 \times 10^{-6} \times 0.25 \times 10^{-3}}{4.22 \times 10^{3}} = 313 pF$$

A good option for the pole capacitor is 330pF.

# 1.11 Determining the Droop Regulation Resistor and Capacitor

Use Equation 17 to determine the droop resistor. The required percentage of droop regulation at full load is 4%, the internal voltage reference is 0.6V, the droop current is  $19.9\mu$ A, the number of phases for this design is 2, and one ISL73847SEH Controller.

(EQ. 17) 
$$R_{DROOP}[\Omega] = \frac{DRP_{percent} \times V_{REF}[V]}{I_{DROOP}[\mu A] \times n} \times \# \text{ of Controllers}$$



$$∴R_{DROOP} = \frac{4\% \times 0.6}{(19.9 \times 10^{-6}) \times 2} \times 1 = 0.603 kΩ$$

A good option for  $R_{DROOP}$  is  $0.604k\Omega$ . Use Equation 18 to determine the droop capacitor. The compensation resistor is  $4.22k\Omega$ , and the compensation capacitor is 10nF.

(EQ. 18) 
$$C_{DROOP}[F] = \frac{R_{COMP}[\Omega] \times C_{COMP}[F]}{R_{DROOP}[\Omega]}$$

$$\therefore C_{DROOP} = \frac{4.22 \times 10^{3} \times 10 \times 10^{-9}}{0.604 \times 10^{3}} = 70 \text{nF}$$

A good option for C<sub>DROOP</sub> is 82nF.

# 1.12 Determining the Soft-Start Capacitor and In-Rush Current

Use Equation 19 to determine the soft-start capacitor. The required soft-start time is 1ms, the soft-start current is 10µA and the voltage reference is 0.6V.

(EQ. 19) 
$$C_{SS}[F] = \frac{t_{SS}[s] \times I_{SS}[A]}{V_{REF}[V]}$$

$$\therefore C_{SS} = \frac{0.001 \times 10 \times 10^{-6}}{0.6} = 17 \text{nF}$$

A good option for C<sub>SS</sub> is 22nF.

Use Equation 19 to calculate the expected soft-start time with this  $\mathbf{C}_{\text{SS}}$  value.

(EQ. 20) 
$$t_{SS}[s] = \frac{0.022 \times 10^{-6} \times 0.6}{10 \times 10^{-6}}$$

$$:t_{SS} = 0.0013s$$

Use Equation 21 to calculate the in-rush current. The output capacitance is 5280µF, the calculated output voltage is 0.999V, and the duty cycle is 0.0833.

$$\text{(EQ. 21)} \quad I_{RUSH}[A] = \frac{D \times V_{OUT}[V] \times C_{OUT}[F]}{t_{SS}[s]}$$



## 1.13 Summary of all the Calculated Component Values

- $R_{ES} = 92k\Omega \approx 94.2k\Omega$  (value pulled from the EC table)
- $R_1 = 3.327k\Omega \approx 3.32k\Omega$ , with ±0.1% tolerance
- $R_2 = 4.99k\Omega$
- V<sub>OUT</sub> = 0.999V
- R<sub>SFN</sub> = 2mΩ
- $R_{FIL} = 30.1\Omega$
- C<sub>FIL</sub> = 680pF
- L<sub>OUT</sub> = 220nH/phase
- $R_{SLOPE} = 34.23k\Omega \approx 34.8k\Omega$
- $R_{COMP} = 4.17k\Omega \approx 4.22k\Omega$
- $C_{OUT} = 220 \mu F \times 24 = 5280 \mu F (2640 \mu F/phase)$
- C<sub>COMP</sub> = 9.8nF ≈ 10nF
- $R_{DROOP} = 0.603k\Omega \approx 0.604k\Omega$
- C<sub>DROOP</sub> = 70nF ≈ 82nF
- $C_{SS} = 17nF \approx 22nF$
- C<sub>P</sub> = 330pF

Figure 1 shows an image of the ISL73847x Design Tool (Excel file) that automatically calculates all of these values for the 2-phase application design.



Figure 1. Automatic Design Results for a 2-Phase ISL73847 Application Design

# 2. Conclusion

An Excel ISL73847x Design Tool that automatically calculates all the values derived in this document and more is available. However, it is beneficial to know how they were derived and to hand calculate some of the values.

# 3. Revision History

Revision	Date	Description
1.01	Dec 8, 2023	Updated g <sub>m(EA)</sub> value from 3.57 to 4 throughout.  Updated Equations 11, 12, 13, 14, 16, and 18.  Updated Summary of all the Calculated Component Values.
1.00	Nov 15, 2023	Initial release.



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/