

January 2022

User manual for the set-up and operation of the DA7210/11 evaluation board and control software

Contents

С	ontents		1
1	Intro	duction	2
2	Hard	ware	2
	2.1	Power Supplies	5
	2.2	Jumpers and Link Positions	6
3	Eval	uation Board Features	13
	3.1	USB Interface	13
4	Cont	rol Software	13
	4.1	Installation	13
	4.2	Set-up Files	16
	4.2.1	Text File	16
	4.2.2	Spreadsheet File	17
	4.3	Control Panels	19
	4.3.1	Front Panel	19
	4.3.2	Register Map Page 0	20
	4.3.3	Register Map Page 1	21
	4.3.4	GP Filters Register Map	22
	4.3.5	Volume Control Panel	23
5	RT F	ilters GUI	24
	5.1	Software Installation	24
	5.2	Control Panels	26
	5.2.1	Running the Interface and USB Initialisation	26
	5.3	Filter Setup Panel	28
	5.4	Coefficients Tab	29
	5.5	Five-band Equaliser and Voice Filter Panel	31

1 Introduction

The DA7210/11 evaluation board has been produced to allow measurement, evaluation and programming of the DA7210/11 ultra-low power audio codec evaluation board and control software. The evaluation PCB is supplied together with a DVD ROM containing documentation and driver files.

The driver software uses a simple graphical user interface (GUI), allowing the DA7210/11 device to be controlled via a USB port of a PC. An additional GUI is available to control the highly configurable filter paths within the DA7210/11; including general purpose, five-band equaliser and high pass filters

The board has a number of jumper links to allow configuration of the board and to provide measurement test points.



Figure 1 DA7210/11 Block Diagram

The accompanying software requires a PC operating Windows 2000/XP with a USB1.1 or USB2 interface. The software will run under Vista if the default installation location is changed to 'C:\Dialog Semiconductor\'

The DA7210/11 device plus the USB Interface consume approximately 5mA in the standby state. The evaluation board and software are not guaranteed to operate in a USB hub. See the section on Power Supplies below.

The control software permits configuration of the device using either pre-prepared templates or individual write and read operations to all control registers

2 Hardware

There are three options available when using the DA7210/11 evaluation mainboard, Figure 2:

1. A miniboard containing the DA7210 in a CSP 49-pin package connected to evaluation board 44-179-93-02-C via jumpers J28, J30, J36 and J38, Figure 3. This board can also be used standalone or in conjunction with a customer development system.

- 2. A miniboard containing the DA7211-00 in a 36-pin CSP package connected to evaluation board 44-179-93-02-B via jumpers J28, J30, J36 and J38, Figure 4. This board can also be used standalone or in conjunction with a customer development system.
- 3. A miniboard containing the DA7211-01 in a 36-pin CSP package connected to evaluation board 44-179-93-02-E via jumpers J28, J30, J36 and J38,. This board can also be used standalone or in conjunction with a customer development system.

A USB-I2C bridge is used for communication with the device, and there are number of external active components to reduce the requirement for external equipment.



Figure 2 Evaluation Board 44-179-93-02-C Mainboard



Figure 3 DA7210 44-179-93-04-C Miniboard







Figure 5 DA7211-01 44-179-93-04-E Miniboard

The passive components needed for noise decoupling or charge pump operation have been placed as close as possible to the DUT pins to ensure optimum operational performance.

Gerber data for the board is available on request.

2.1 **Power Supplies**

The board is intended to be supplied by power supplies in the range $+1.8V_{dc}$ to $+2.5V_{dc}$ (nominal). The power supplies are connected via 4mm sockets: AVDD, VDDCP, VDDDAC, VDDADC, VDDDIO, DGND and AGND. LEDs D1 to D6 will illuminate when the power supplies are correctly connected.

Some devices on the board will be powered from the $+5V_{dc}$ or $+3.3V_{dc}$ supply produced by the USB interface module.

For demonstration purposes the $+5V_{dc}$ USB supply can be connected to regulator, U9, to produce $+1.8V_{dc}$ capable of supplying all of the DUT the power supply pins. This configuration allows complete DUT operation using just USB and TOSLINK connections only, but maximum headphone power output will be limited when using +1.8V VDDDCP power supply.

2.2 Jumpers and Link Positions

Header	Link Position	Function	Notes
J5		OUT1_L speaker connection	External connection
J6		OUT1_R speaker connection	External connection
10	On	OUT1_L 32Ω load selected	
78	Off	OUT1_L no load	
10	On	OUT1_R 32Ω load selected	
19	Off	OUT1_R no load	
J10		MIC_L differential connection	External connection
14.0	On	MICN_L single-ended input	
JIZ	Off	MICN_L differential input	
14.0	On	OUT1N_L differential output	
118	Off	OUT1N_L single-ended output	
14.0	On	OUT1N_R differential output	
J19	Off	OUT1N_R single-ended output	
J23		MIC_R differential connection	External connection
105	On	MIC_R single-ended input	
JZƏ	Off	MIC_R differential input	
100	Short link	Short VDDADC current measurement point	
JZO	DMM link	VDDADC current measurement point	N/A IOI DA7211
107	Short link	Short VDDDAC current measurement point	N/A for DA7211
JZI	DMM link	VDDDAC current measurement point	N/A IOI DA7211
120	On	Headphone sense ground connected	Should be disconnected
J29	Off	Headphone sense ground disconnected	for DA7211
121	1-2	HPL 16Ω load selected	
J21	2-3	HPL 32Ω load selected	
J32	Short link	Short AVDD current measurement point	

	DMM link	AVDD current measurement point				
125	1-2	HPR 16 Ω load selected				
155	2-3	HPR 32Ω load selected				
107	Short link	Short VDDCP current measurement point				
337	DMM link	VDDCP current measurement point				
120	Short link	Short XVDDD current measurement point	N/A for $DA7214$			
128	DMM link	XVDDD current measurement point				
144	Short link	Short VDDDIO current measurement point	N/A for $DA7214$			
J4 I	DMM	VDDDIO current measurement point				
140	On	WCLK slave mode				
J42	Off	WCLK master mode				
142	On	CLK slave mode				
J43	Off	CLK master mode				
	1-2 / 1-2	16-bit I2S mode				
J44 /	1-2/2-3	24-bit I2S mode	J44 and J47 must both be set for correct			
J47	2-3 / 1-2	24-bit left justified mode	S/PDIF receiver DAI format and word length			
	2-3/2-3	16-bit right justified mode				
145	1-2	DAI input level shift enable				
J45	2-3	DAI input level shift high impedance				
146	1-2	DAI output level shift enable				
J40	2-3	DAI output level shift high impedance				
140	On	S/PDIF receiver +5V supply enabled				
J40	Off	S/PDIF receiver +5V supply disabled				
	1-2	SPDIF word clock				
140	3-4	SPDIF bit clock	Short links only if no			
J49	5-6	SPDIF data	to J52			
	7-8	SPDIF master clock	-			

	1-2	MCLK output	
	3-4	CLK output	
J50	5-6	DATOUT output	External connections
	7-8	WCLK output	
	11-12	SO output	
154	On	Control interface 2-wire ISK selected	Short only if J55 links
J21	Off	Control interface 2-wire ISK de-selected	are removed
	1-2	DAI MCLK input	
150	3-4	DAI CLK input	Short only if J49 links
J92	5-6	DAI DATIN input	are removed
	7-8	DAI WCLK input	
150	On	Control interface 2-wire SO selected	Short only if J55 links
123	Off	Control interface 2-wire SO de-selected	removed
	1-2	Control interface 4-wire nCS selected	
J55	3-4	Control interface 4-wire SI de-selected	Short only if J51 and J53 links removed
	5-6	Control interface 4-wire ISK selected	
IEC	On	XVDDD connected to VDDCP	
J20	Off	XVDDD disconnected from VDDCP	
157	On	XVDDD connected to VDDDIO	
J97	Off	XVDDD disconnected from VDDDIO	
150	On	VDDCP connected to AVDD	
109	Off	VDDCP disconnected from AVDD	
160	On	REG_+1.8V supply connected	
J00	Off	REG_+1.8V disconnected	

Table 1 Jumpers and Link Positions

The evaluation board can be set up to run solely from the +5V USB supply as the source for all board supplies. It is necessary to remove all external power supplies and to add jumpers J56, J57, J59 and J60 for this operation, which is the default configuration for the board.

The digital audio interface jumpers are set to receive a TOSLINK input and should be removed to accept other external clocks at J52. Figure 9 shows the extra links required to enable the onboard supplies.







Figure 7 DA7211-00 Default Link Locations



Figure 8 DA7211-01 Default Link Locations

Figure 9 shows the locations of the jumper links when using the DA7210 with external power supplies to AVDD J66, VDDCP J17, XVDDD J62 and VDDDIO J64. The digital audio interface jumpers are set to receive a TOSLINK input and should be removed to accept other external I2S clocks at J52.



Figure 9 External Power Supply Jumper Configuration

3 Evaluation Board Features

3.1 USB Interface

The USB Interface is used here for the following purposes:

- As a source of I2C and SPI control signals.
- To provide a discrete signal to the power down pin *PD* (DA7210 only).
- To provide level shifting voltages.
- To allow standalone operation of the evaluation board using the +5 V_{dc} USB power supply only.

The USB control signal device is powered by the USB bus cable via a fixed $+3.3V_{dc}$ regulator.

The USB interface control signals can be isolated from rest of the evaluation board by removing J51, J53 and J55 described in Table 1. Removing these jumpers will allow external signal access to the DA7210 control interface. The USB interface can also be used to supply the power supplies to the DUT on the evaluation board.

The USB Interface implements multi-mastering on its I2C interface, permitting concurrent operation with any other multi-mastering controller. This allows the software to control a DA7210/11 device which is already part of the users system, and under control of the system processor.

4 Control Software

4.1 Installation

Insert the DVD-ROM containing the software into the controlling PC. If the installation does not start automatically, run the program 'setup.exe' from the DVD-ROM containing the software. An automated script will install the program to your PC. By default, the directory 'C:\ProgramFiles\Dialog Semiconductor\Audio\DA7210 Rev x.x' will be used.

As Windows Vista imposes limitiations on the 'C: \Program Files' directory, change this default to 'C: \Dialog Semiconductor\Audio\DA7210 Rev x.x' when prompted.

Plug in the USB cable, and Windows will detect the USB device. It will prompt for the drivers, which should be automatically located on the root directory of the DVD-ROM. The setup file is *"dlgezusb.inf"* and the following description explains how to install the driver.



Select No, not this time and press Next >



Select Install from a list or specific location (Advanced) and press Next >



Select Browse and locate the folder

C:\Program Files\Dialog Semiconductor\Audio\DA7210_11 Rev x.x

Found New Hardware Wizard		
Please select the best match for your hardware fi	rom the list l	belo w .
Cypress EZ-USB FX2 (68613) · EEPROM mit	ssing	
Description	Version	Manufacturer
Cypress EZ-USB FX2 (68613) - EEPROM missing	Unknown	Dialog Semicondu
Cypress EZ-USB FX2 (68613) - EEPROM missing	Unknown	Dialog Semicondu
		>
This driver is not digitally signed! <u>Tell me why driver signing is important</u>		
	K <u>N</u> e	

Select dlgezusb.inf and press Next >



Press Continue Anyway



Select Browse and locate C:\Program Files\Dialog Semiconductor\Audio\DA7210_11 Rev x.x then press OK



Select Finish

If you are using Windows XP, you may get a message saying that a USB2 device is attached to a USB1.1 port. This can safely be ignored.

To uninstall the software please use the Windows '*Add/Remove Programs*' function that can be found under '*Start->Settings->Control Panel*'.

4.2 Set-up Files

4.2.1 Text File

The DUT registers can written to by submitting a text file containing the register values; Figure 10 shows an example file. Only the data in the first three columns is required: register, data, R/W; other comments, such as those shown in the example, will be ignored. Lines of text that do not follow register write entries should be preceded by // in order that the line is ignored when reading the text file.

The text file can be created by saving the first three columns of the template spreadsheet file above as a text file or can be created from scratch; it is only necessary for the text file to contain the registers required for set up all others can be omitted.

To add a delay in the file the register value is entered as *Delay* followed by the delay time require in milliseconds. The example in Figure 10 shows a 100ms delay added as the third entry.

DAC_F	IPLR CI	ass G.txt - Not	tepad 🔶	
<u>E</u> ile <u>E</u> dit	F <u>o</u> rmat	<u>V</u> iew <u>H</u> elp		
//DACL/ //Reg 00 01 02 02 04 05 06 07 08 07 08 07 08 07 08 07 08 07 08 07 08 07 08 07 08 07 08 07 04 05 11 11 12 13 14 15 16 17	R to H Data 00 07 00 100 00 00 00 00 00 00 00 00 00 00 00	HPL/R Class R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	G Mode Function PAGE0 CONTROL STATUS STARTUP2 STARTUP3 RESERVED MIC_L MIC_L AUX1_L AUX1_L AUX1_R AUX1_L AUX1_R AUX2 IN_GAIN INMIX_L INMIX_R ADC_HPF ADC ADC_EQ1_2 ADC_EQ3_4 ADC_EQ5 DAC_HPF DAC_L DAC_R DAC_SEL	
<				>

Figure 10 Text Set-up File

A selection of text files can be found on the DVD containing the register control software setup files.

4.2.2 Spreadsheet File

The register settings can be prepared using a spreadsheet file template provided, Figure 11, and saved as a tab delimited text file like Figure 10. The only bits that can be altered on the spreadsheet are the individual register bits in columns G to N and the R/W bit in column O. If any of these bits are set to 1 the bit will be highlighted in green on the register map. If the bit default setting is 1 and the bit value is changed to 0 then the register map bit will be highlighted in grey. This highlighting allows easy visual reference to the register changes from the default settings.



Figure 11 Spreadsheet Set-up File

4.3 Control Panels

Run the DA7210/11 program by clicking the shortcut on the appropriate item in the Start menu. The best setting for the PC display size is 1024x768 pixels or above. Font size on the PC display should be Normal (95dpi). It is important to note that a display size other than the recommended setting may affect the way in which the panels appear.

4.3.1 Front Panel

The front panel allows selection of a number of methods for programming the registers of the DUT.

- Submit a text file template, which allows register sequencing and time delays to be added.
- Select register map page 0 for individual register read/write access.
- Select register map page 1 for individual register write access.
- Select general purpose filters register map for individual register write access.
- Open a panel to access the volume control registers for real time volume control.
- Direct read/write access to a single register.

DA7210/11 Rev 2.3 - Control Panel Selection	→ .□⊠
Register Map Page 0 Set device page 0 registers Register Map Page 1 Set device page 1 registers	Register © Setting
Filter Coefficients Set filter coefficient registers Volume Controls Volume Controls	€ 0 R/₩ Select Write Submit
Submit register settings from text file File Submit .txt	
Save present register settings to spreadsheet File Save .xls	
Reset Reset all registers to default values 2-wire Control Interface Mode Enabled Powerdown	

Figure 12 Front Panel

Any file path required can be opened using the '...' button to the right of the corresponding text box, but it must then be submitted or saved using the submit button to the left of the corresponding text box.

It is possible to save the present register settings by selecting a spreadsheet file by locating the filename path using the '*Save present register setting to spreadsheet*' box. This function will not read back the device registers, but will only output the values shown on Page 0 and Page 1 of the GUI.

The front panel also contains a reset button, a device power down button and 2-wire/4-wire control selection.

4.3.2 Register Map Page 0

The page 0 register map panel allows read/write access to single bits or to the hex value of a single register; both can be submitted individually.

😻 Regis	ter Maj	p Page O)																	
Register	R/₩	B7 B6	85 B	4 B	3 B2	B1	BO	Hex	Submit	FUNCTION	7	6	5	4	3	2	1	0	DEFAULT	
0x00	W	0 0	0 1	0 0	0	0	0	0		PAGE0	REG_PAGE								0	
0x01	W	0 0	0	1 0	0	0	0	10	•	CONTROL	WRITE_MODE		ATB1_LEV	ATB1_SEL	NOISE_SUP	BIAS_EN	VDDIO_RANGE	REG_EN	10000	
0x02	R	0 0	0	0 0	0	0	0	0	_ · _	STATUS					MUTING	SOFTMUTED	I2S_LOCK	PLL_LOCK	0	
0x03	W	0 0	0 1	0 0	0	0	0	0	_ · _	STARTUP1	SC_CLK_DIS			SC_OVERRIDE				SC_MST_EN	0	
0x04	W	0 0	0 1	0 0	0	0	0	0	-	STARTUP2				ST	ARTUP2[6:0]				0	
0x05	W	0 0	0 1	0 0	0	0	0	0	_ · _	STARTUPS				STARTUPS[6:0]						
0x06	W	0 0	0	0 0	0	0	0	0	_ ·	RESERVED			RESERVED						0	
0x07	W	0 0	0 1) 0	0	0	0	0	· ·	MIC_L	MIC_L_EN	MICBIAS_EN	MICBIAS	S_SEL[1:0]	MIC_L_MUTE		MIC_L_VOL[2:0]		0	
0x08	W	0 0	0 1	0 0	0	0	0	0	· ·	MIC_R	MIC_R_EN				MIC_R_MUTE		MIC_R_VOL[2:0]		0	
0x09	W	0 0	0	1 0	0	0	0	10	<u> </u>	AUX1_L	AUX1_L_EN				AUX1_L_V	OL[5:0]			10000	
0x0A	W	0 0	0	1 0	0	0	0	10	· ·	AUX1_R	AUX1_R_EN	AUX1_R_VOL[5:0]							10000	
OxOB	W	0 0	0 1	0 0	0	0	0	0	· ·	AUX2		AUX2_EN AUX2_MUTE AUX2_VOL[1:0]						DL[1:0]	0	
0x0C	W	0 0	0 1	0 0	0	0	0	0	· ·	IN_GAIN		INPGA_R_VOL[3:0] INPGA_L_VOL[3:0]							0	
UxUD	W	0 0	0	J U	0	0	0	U	· ·		IN_L_EN		IN_L_SEL[4:0]						0	
UxUE	W	0 0	0	1 0	0	U	U	U	· ·		IN_R_EN			-02		L[6:U]		E054-03	U 4000	
0x0F	W	0 0	0	1 1	0	0	0	8		ADC_HHT	ADC_VOICE_EN		ADC_V0ICE_F0[2	:0]	ADO L EN		AUC_HPT		1000	
0x10	W	0 0	0	1 0	0	0	0	0		ADO EOL O	AUC_R_EN		0. 001 [9:0]		ADU_L_EN		WOL (9-01	ALU_EN	0	
0x11	2 W 0 0 0 0 0 0 0 0 0 0 -						0	0	<u> </u>										<u> </u>	
0x12							0	0	<u> </u>		ADC EO EN	ADU_L\		CAINE:01		ADC_EQ	5_VOL[0:0]			
0x13	w	0 0	0		0	0	0	8		DAC HEE	DAC VOICE EN		DAC VOICE EDI2	-01	DAC HEE EN			E001:01	1000	
0x15	w	0 0	0	1 0	0	0	0	10		DACI	DAG LINV		DAG_FORC_FOR		CL GAIN[6:0]	DAG_MOTE	040_111		10000	
0x16	w	0.0	0 1	1 0	0	0	0	10	· ·	DAC R	DAC R INV			DAC	R GAIN[6:0]			10000		
0x17	W	0 1	0	1 0	1	0	0	54	· ·	DAC SEL	DAC R EN		DAC R SRC(2:0	1	DAC L EN	1	DAC L SRC[2:0]		1010100	
0x18	W	0 1	0 1	0 0	0	0	0	40		SOFT MUTE	SOFT MUTE	RAMP EN					MUTE RATE[2:0]		1000000	
0x19	W	0 0	0 1	0 0	0	0	0	0		DAC EQ1 2		DAC EC	2 VOL[8:0]			DAC EQ1	VOL[3:0]		0	
0x1A	W	0 0	0 1	0 0	0	0	0	0	· ·	DAC_EQ3_4		DAC_EC	4_VOL[80]			DAC_EQ3	3_VOL[3:0]		0	
0x1B	W	0 0	0 1	0 0	0	0	0	0	· ·	DAC_EQ5	DAC_EQ_EN					DAC_EQ	5_VOL[3:0]		0	
0x1C	W	0 0	0 1	0 0	0	0	0	0	· ·	OUTMIX_L	OUT_L_EN	OUT_L_INV				OUT_L_SEL[4:0]			0	
0x1D	W	0 0	0 1) (0	0	0	0	· ·	OUTMIX_R	OUT_R_EN	OUT_R_INV			0	UT_R_SEL[4:0]			0	
0x1E	W	0 0	1	1 0	1	0	1	35	_ · _	OUT1_L	OUT1_L_EN	OUT1_L_SE			OUT1_L_V	OL[5:0]			110101	
0x1F	W	0 0	1	1 0	1	0	1	35	_ · _	OUT1_R	OUT1_R_EN	OUT1_R_SE			OUT1_R_V	OL[5:0]			110101	
0x20	W	0 0	0 1	0 0	0	1	1	3	· ·	OUT2	OUT2_EN		0UT2_8	BEL[3:0]			OUT2_VOL[2:0]		11	
0x21	W	0 0	0	1 0	0	0	0	10	. · .	HP_L_VOL		HP_L_INV			HP_L_VO	L[5:0]			10000	
0x22	W	0 0	0	1 0	0	0	0	10	<u> </u>	HP_R_VOL		HP_R_INV			HP_R_VO	L[5:0]			10000	
0x23	W	0 0	0 1	0 0	0	1	0	2	· ·	HP_CFG	HP_R_EN	HP_MODE	STEREO_TRACK	HP HIGHZ R	HP_L_EN	HP_SENSE_EN	HP_2CAP_MODE	HP HIGHZ L	10	
0x24	W	0 0	0 1	0 0	0	0	0	0	<u> </u>	ZEROX	HPZX_R_EN	HPZX_L_EN	OUTZX_R_EN	OUTZX_L_EN	INZX_R_EN	INZX_L_EN	A1ZX_R_EN	A1ZX_L_EN	0	
0x25	W	0 1	1	1 0	1	1	0	76	<u> </u>	DAI_SRC_SEL	DAI_IN_R_MIX		DAI_OUT_R_SRC[2	2:0]	DAI_IN_L_MIX	DA	U OUT L SRC[2:	0]	1110110	
0x26	W	0 0	0 1	0 0	0	0	0	0	<u> </u>	DAI_CFG1	DAI_MODE			DAI_TDM_MONO	DAI_FR	AME[1:0]	DAI_WOF	20[1:0]	0	
0x27	W	0 0	0 1	0 0	0	0	0	0	<u> </u>	DAI_CFG2				DAI_TDM_OF	F8[7:0]				0	
0x28	W	0 0	0 1	J 1	0	0	0	8	<u> </u>	DAI_CFG3	DAI_EN				DAI_OE	DAI_TDM	DALFORM	MAT[1:0]	1000	
0x29	W	0 0	0	10	0	0	0	0	<u> </u>	PLL_DIV1	PLL_0IV_H[19:12]									
0x2A	W	0 0	0	10	U	0	U	10	<u> </u>	PLL_DIV2				PLL_DIV_M[[11:4] T	G 1 D	1 1 10 03		10000	
0x28	28 W 0 0 0 1 0 0 0 10 P								<u> </u>			PLL_BTP	MOLK DET EN	ANGE[1:0]		PLL_DI	IV_L[d:0] [9-0]		10000	
UX2L	W David *	0 0	U	1	10	1	U	A	Cuhait 48	FLL	PLL_EN	MULK_SRM_EN	MULK_DET_EN	MULK_SHAPE_EN	L	18	[8:0]		1010	
L	nead A					<u> </u>			SUDMIT All	Reset Table										

Figure 13 Register Map Page 0

To select readback of an individual register click on the R/W bit of the required register and select R. To read the value press the submit button of the same row.

🐱 Regis	ter Map	Pa	ge ()									
Register	R/₩	B7	B6	B5	B4	B3	B2	B1	BO	Hex	Submit	FUNCTION	7
0x00	W	0	0	0	0	0	0	0	0	0	·)	PAGE0	REG_P/
0x01	W	0	0	0	1	0	0	0	0	10	.)	CONTROL	WRITE_N
0x02	B	0	0	0	0	0	0	0	0	0	.)	STATUS	
0x03	W	0	0	0	0	0	0	0	0	0		STARTUP1	SC_CLK
0x04	W	0	0	0	0	0	0	0	0	0	- I	STARTUP2	
0x05	W	0	0	0	0	0	0	0	0	0	- I	STARTUP3	
0x06	W	0	0	0	0	0	0	0	0	0	-	RESERVED	
0x07	√ ₩		0	0	0	0	0	0	0	0	- I	MIC_L	MIC_L
0x08	R		0	0	0	0	0	0	0	0	- I	MIC_R	MIC_R
0x09	W	TO	0	0	1	0	0	0	0	10	- I	AUX1_L	AUX1_L
Ox0A	W	0	0	0	1	0	0	0	0	10		AUX1_R	AUX1_R
OxOB	W	0	0	0	0	0	0	0	0	0		AUX2	
0x0C	W	0	0	0	0	0	0	0	0	0	- I	IN_GAIN	
0x0D	W	0	0	0	0	0	0	0	0	0		INMIX_L	IN_L_I
0x0E	W	0	0	0	0	0	0	0	0	0	- 1	INMIX_R	IN_R_I
		-	-	-	-		-	-	- I	-			4.00.000

Figure 14 Selecting Individual Register Readback

A pop up window will then appear displaying the readback value of the register, Figure 15.

Register Readback Value (Hex)	×
Reg 0x6 = 0	
QK	

Figure 15 Readback Pop-up Window

To select readback of all Page 0 register simultaneously press the read all button at the base of the R/W column. This will write the register readback values to a spreadheet file at the following location: *C:\Program Files\Dialog Semiconductor\Audio\DA7210_11 Rev x.x \Page0_Readback_Values.xls*

💽 Regis	ster Map	Pag	ge ()							→	
OALO	**	•			•							A
0x21	W	0	0	1	1	0	1	0	1	35	_ · _]	HP_L
0x22	W	0	0	1	1	0	1	0	1	35		HP_R
0x23	W	1	0	1	0	1	1	1	0	AE		HP
0x24	W	1	1	0	0	0	0	0	0	CO		ZEF
0x25	W	0	1	1	1	0	1	1	0	76	_ · _]	DAL_SF
0x26	W	0	0	0	0	0	1	1	0	6		DAI_
0x27	W	0	0	0	0	0	0	0	0	0	_ · _]	DAI_
0x28	W	1	0	0	0	0	0	0	0	80		DAI_
0x29	W	0	0	0	0	0	0	0	0	0	_ · _]	PLL_
0x2A	W	0	0	0	0	0	0	0	0	0		PLL_
0x2B	W	0	1	0	1	0	0	0	0	50	_ · _]	PLL_
0x2C	W	0	0	0	0	1	0	1	1	В	_ · _]	PI
	Read All										Submit All	Beset

Figure 16 Readback All Registers

4.3.3 Register Map Page 1

The page 1 register map panel allows access to single bits or to the hex value of a single register; both can be submitted individually. Readback from Page 1 registers is limited, but individual register readback can be selected in the same way as Page 1 where available.

💽 Regi	ster	Map	o Pa	ge 1																→	
Disabled Page 1 Enable (4-wire mode only) Reset Table) B	eset Table			_							
ş												FUNCTION	7	6	5	4	3	2	1	0	DEFAULT
0x80	W	0	0	0	0	0	0	0	0	0	· ·	PAGE1	REG_PAGE	REG_PAGE							0
0x81	R	0	0	0	1	0	0	0	1	11		CHIP_ID		MRC[3:0] MMRC[5:0]							10001
0x82	R	0	0	1	0	1	1	0	0	2C	· ·	INTERFACE		IF_BASE_ADDR[2:0]		NCS_POL	RW_POL	CPHA	CPOL	OTP_FUSED	101100
0x83	W	0	1	0	0	0	0	0	0	40	· ·	ALC_MAX		ALC MAX(5:0]							1000000
0x84	0x84 W 0 0 0 0 0 0 0 0 0 0 0 ·								0	0		ALC_MIN						ALC_MIN[5:0]			0
0x85	0x85 W 0 0 0 0 0 0 0 0 0 0 0 ALC_NOIS								0	0		ALC_NOIS		ALC_NOI8[6:0]							
0x86	W	0	0	0	0	0	0	0	0	0	· ·	ALC_ATT	ALC_ATT[7:0]								0
0x87	W	0	0	0	0	0	0	0	0	0	· ·	ALC_REL		ALC_REL'7:0]							
0x88	W	0	0	0	0	0	0	0	0	0	· ·	ALC_DEL				ALC_DEL[7:0]					0
0x8A	W	1	0	0	0	1	0	1	1	8B	· ·	A_HD_JNLOCK				HIDDEN[7:0]					10001011
0x8B	W	1	0	1	1	0	1	0	0	B4	· ·	A_TST_UNLOCK				TEST[7:0]					10110100
0x90	W	0	0	0	0	0	0	0	0	0	· ·	A_PLL1								VCORST_EN	0
0x95	W	0	0	0	0	0	0	0	0	0	· ·	A_ACC0					ADC_T2				0
0x96	W	0	0	0	0	0	1	1	1	7	· ·	A_DAC0						VMD_EUFF_EN2	VVID_BLFF_EN'	VMD_BUFF_EN2	111
0xA7	W	0	1	1	1	1	1	1	0	7E	•	A_CP_MODE		VDC_EN	VDD/2_EN	VDD/8_EN	VDD/4_EN	HP_LYL_DET	DAC_LVL_DET	YOL_LVL_DET	1111110
0xB7	W	0	0	0	0	0	0	0	0	0	· ·	A_BGAP			DIGREG_CNTL1	DIGREG_CNTL0					0
											Submit All)									

Figure 17 Register Map Page 1

4.3.4 GP Filters Register Map

The general purpose filters register map panel allows access to the hex value of a single register; all registers are submitted after changes. All registers may also be reset using the *Reset Filters* button.

Filter Coefficients			
2E GP1A_AOL 38 GP1D_AOL 2F GP1A_AOH 39 GP1D_AOH 30 GP1B_AOL 3A GP2C_AOL 31 GP1B_AOH 3B GP2C_AOH 32 GP2A_AOL 3C GP2D_AOL 33 GP2A_AOH 3D GP2D_AOH 34 GP2B_AOL 3E GP1A_A1L 35 GP2B_AOH 3F GP1A_A1H 36 GP1C_AOL 40 GP1B_A1H	42 GP2A_A1L 4C GP2D_A1L 43 GP2A_A1H 4D GP2D_A1H 44 GP2B_A1L 4E GP1A_A2L 45 GP2B_A1L 4E GP1A_A2H 46 GP1C_A1L 50 GP1B_A2L 47 GP1C_A1H 51 GP1B_A2H 48 GP1D_A1L 52 GP2A_A2L 49 GP1D_A1L 53 GP2A_A2H 4A GP2C_A1L 54 GP2B_A2L	56 GP1C_A2L 60 GP1B_B1L 57 GP1C_A2H 61 GP1B_B1H 58 GP1D_A2L 62 GP2A_B1L 59 GP1D_A2H 63 GP2A_B1H 59 GP1D_A2H 63 GP2A_B1H 54 GP2C_A2L 64 GP2B_B1L 58 GP2C_A2H 65 GP2B_B1H 50 GP2D_A2L 66 GP1C_B1L 50 GP2D_A2H 67 GP1C_B1H 56 GP1A_B1L 68 GP1D_B1L	6A GP2C_B1L 74 GP2B_B2L 6B GP2C_B1H 75 GP2B_B2H 6C GP2D_B1L 76 GP1C_B2L 6D GP2D_B1H 77 GP1C_B2H 6E GP1A_B2L 78 GP1D_B2L 6F GP1A_B2H 79 GP1D_B2H 70 GP1B_B2L 7A GP2C_B2L 71 GP1B_B2L 7C GP2C_B2H 72 GP2A_B2H 7D GP2D_B2H
FILTER COEFFICIENT REGISTER	S 0x41 0 0x48 0	0x55 \$ 0 0x5F \$ 0	0x69 0 0x73 0
0x2E ‡ 0 0x38 ‡ 0 0x2E ‡ 0 0x39 ‡ 0	0x42 \$ 0 0x4C \$ 0	0x56 \$ 0 0x60 \$ 0	0x6A \$ 0 0x74 \$ 0 0x6B \$ 0 0x75 \$ 0
0x30 ‡ 0 0x3A ‡ 0	0x44 \$ 0 0x4E \$ 0	0x58 ‡ 0 0x62 ‡ 0	0x6C \$ 0 0x76 \$ 0
0x31 ♀ 0 0x38 ♀ 0 0x32 ♀ 0 0x3C ♀ 0	0x45 ♀ 0 0x4F ♀ 0 0x46 ♀ 0 0x50 ♀ 0	0x59 ♀ 0 0x63 ♀ 0 0x5A ♀ 0 0x64 ♀ 0	0x6D \$ 0 0x77 \$ 0 0x6E \$ 0 0x78 \$ 0
0x33 ‡ 0 0x3D ‡ 0 0x34 ‡ 0 0x3E ‡ 0	0x47 ‡ 0 0x51 ‡ 0 0x48 ‡ 0 0x52 ‡ 0	0x5B \$ 0 0x65 \$ 0 0x5C \$ 0 0x66 \$ 0	0x6F ‡ 0 0x79 ‡ 0 0x70 ‡ 0 0x7A ‡ 0
0x35 ‡ 0 0x3F ‡ 0	0x49 0 0x53 0	0x5D 0 0x67 0	0x71 ‡0 0x7B ‡0
Submit Filters Reset Filters	GP1AB/2AB - 0x7D = 34	GP1CD/2CD - 0x7E + 75	GP Enable - 0x7F

Figure 18 Filter Coefficients Set-up Panel

An alternative 'RT Filters' GUI is available that allows easy submission of any of the DAC or ADC filters paths present within the DA7210/11. This is contained on the installation DVD within the distribution kit.

4.3.5 Volume Control Panel

The *Volume Control* panel allows real time changes to any of the analogue input or output PGAs within the DUT. Muting is also possible where this function exists.

Gain controls are available to the following PGAs:

- AUX_L and AUX_R
- MIC_L and MIC_R
- A2 PGA
- Left and Right Input PGAs
- OUT1_L and OUT1_R
- HPL and HPR
- OUT2

It is possible to change the headphone and OUT1 gain control registers as stereo pairs by simultaneously selecting the *HPL follow HPR* and *OUT1L follow OUT1R* buttons.



Figure 19 Volume Control Panel

5 RT Filters GUI

The RT filters GUI allows easy control of all the filter options within the DA7210/11 device through USB control. This includes general purpose filters, five-band equalisers and voice filters for ADC and DAC.

The *Filter Setup* page makes it possible to design the required filter response for all of the general purpose filter bi-quad IIR paths available in the DA7210/11.

5.1 Software Installation

The set-up file for the RT Filters control software can be found on the accompanying DVD in the folder *DA7210 RT Filters Rev x.x*

Double click setup.exe file and the install will begin.

🐙 DA7210 Realtime Filters Rev1_0	
It is strongly recommended that you exit all programs before running this installer. Applications that run in the background, such as virus-scanning utilities, might cause the installer to take longer than average to complete.	
Please wait while the installer initializes.	
]
	Cancel

Do not change the installation directory or necessary license files will not be accessible.

🐙 DA7210 Realtime Filters Rev1_0	
Destination Directory Select the primary installation directory.	
All software will be installed in the following location(s). To install software into a different location(s), click the Browse button and select another directory.	
Directory for DA7210 Realtime Filters Rev1_0 C:VProgram Files\DA7210 Realtime Filters Rev1_0\ Bro	wse
Directory for National Instruments products C:\Program Files\National Instruments\ Bro	WSB
<< Back Next >>>	<u>C</u> ancel

Select I accept the License Agreement and press Next>>

I DA7210 Realtime Filters Rev1_0	
License Agreement You must accept the license(s) displayed below to proceed.	
NATIONAL INSTRUMENTS SOFTWARE LICENSE AGE	
INSTALLATION NOTICE: THIS IS A CONTRACT. BEFORE YOU DOWINLOAD TH AND/OR COMPLETE THE INSTALLATION PROCESS, CAREFULLY READ THIS DOWINLOADING THE SOFTWARE AND/OR CLICKING THE APPLICABLE BUTT COMPLETE THE INSTALLATION PROCESS, YOU CONSENT TO THE TERMS (AOREEMENT AND YOU AGREE TO BE BOUND BY THIS AGREEMENT. IF YOU BECOME A PARTY TO THIS AGREEMENT AND BE BOUND BY ALL OF ITS TER CONDITIONS, CLICK THE APPROPRIATE BUTTON TO CANCEL THE INSTALL DO NOT INSTALL OR USE THE SOFTWARE, AND RETURN THE SOFTWARE ((30) DAYS OF RECEIPT OF THE SOFTWARE, INCLUDING ALL ACCOMPANYIN MATERIALS, ALONG WITH THEIR CONTAINERS) TO THE PLACE YOU OBTAIN RETURNS SHALL BE SUBJECT TO NI'S THEN CURRENT RETURN POLICY.	IE SOFTWARE AGREEMENT. BY ON TO OF THIS DO NOT WISH TO MS AND ATION PROCESS, WITHIN THIRTY IG WRITTEN IED THEM. ALL
1. <u>Definitions.</u> As used in this Agreement, the following terms have the fo	llowing meanings: 🔽
⊙∥ accept the License Agre	ement.
O I do not accept the Licens	e Agreement.
<a>< Back	> <u>C</u> ancel

Press Next>>

🦉 DA7210 Realtime Filters Rev1_0
Start Installation Review the following summary before continuing.
Adding or Changing ● DA7210 Realtime Filters Rev1_0 Files
Click the Next button to begin installation. Click the Back button to change the installation settings.
Save File << Back Next >> Cancel

Allow the application to install. If Labview run-time files have not been installed on the target computer previously, the installation may take a few minutes.

DA7210 Realtime Filters Rev1_0		
Installation Complete		
The installer has finished updating your system.		
	<< Back Next >>	<u>F</u> inish

When installation is complete press Finish

5.2 Control Panels

5.2.1 Running the Interface and USB Initialisation

The *RT Filters Rev x.x* GUI can be used in conjunction with the *DA7210_11 Register Control* Software Rev x.x to set up the DA7210/11 device registers. In order to allow both interfaces to access the DA7210/11 simultaneously it is necessary to initialise the *RT Filters* GUI first before opening the *DA7210_11 Register Control Software*.

The flowchart in Figure 20 details the start-up procedure when using the DA7210 Register Control GUI and RT Filter GUI in conjunction with each other.

On starting-up the *RT Filters* application the interface will be running. Once the coefficients are calculated the interface will stop and the registers writes will be submitted to the DA7210/11. To start the interface running again, press the white arrow situated below the *Operate* drop down menu on the top row; this will turn to black and the interface is running again ready for new selections.



Figure 20 RT Filter Setup Flowchart

5.3 Filter Setup Panel

The *Filter Setup* panel makes it possible to design desired filter responses through any of the general purpose filter banks, using the filter specification selections.



Figure 21 Filter Setup Panel

The Filter Setup panel controls the following realtime filter path selections:

- DACL and DACR input sources
- Enabling GP1AB, GP1CD, GP2AB and/or GP2CD
- GP1AB, GP1CD, GP2AB and GP2CD input sources
- Mixing of GP1AB and GP1CD, GP1CD and GP1CD or GP2AB and GP2CD

For each of the filter specifications blocks the following settings are available:

- Topology Butterworth, Chebyshev, Inverse Chebyshev, Elliptic, Bessel
- Type lowpass, highpass, bandpass, bandstop
- Order order 2 should be used lowpass and highpass filters and order 1 for bandpass and bandstop filters only
- Lower Fc lower frequency cut-off
- Upper Fc upper frequency cut-off
- PB Ripple passband ripple level
- SB attenuation sideband attenuation level

Pressing the *Submit Paths* button allows real-time selection of the filter path set-up while the interface is running.

The resultant coefficients from the selected filter responses can be calculated and submitted to the DA7210/11 by pressing the *Calculate Coefficients and Register Settings* button. The coefficients sent to the DA7210/11 are displayed on the *Coefficients* panel.

Important: Be aware that if any of the general purpose filter paths are selected and no coefficients have been entered, then the DA7210/11 will be unable to pass the signal to the selected output.

5.4 Coefficients Tab

The *Generate Coefficients* panel displays the forward and reverse coefficients for all of the general purpose filters and lists the register writes submitted to the DA7210/11. Here it is also necessary to enter the sample rate of the digital audio interface, so that the correct coefficient values are created; failure to do so will result either in zero entries or incorrect coefficient values.

The *Calculate Coefficients and Register Settings* button will perform the same action as the button of the same name on the *Filter Setup* panel.

The forward and reverse coefficients can be saved to file by selecting *Output Coefficients* button and by selecting a valid output file path. The spreadsheet file must already exist for the register values to be output.

Edit Operate	<u>T</u> ools <u>W</u> indow <u>H</u> e	lp					
er Setup Ge	nerate Coefficients	EQ & Voice					
Reg 0x2D - 0x	3C Reg 0x3D - 0x	4C Reg 0x4D - 0x	5C Reg 0x5D - 0x	6C Reg 0x6D - 0x7C	Forwar	d and Reverse Coeff	icients
P1A_A0L 0	GP1A_A1L 0	GP1A_A2L 0	GP1A_B1L 0	GP1A_B2L 0	CRIAT L		
P1A_A0H 0	GP1A_A1H 0	GP1A_A2H 0	GP1A_B1H 0	GP1A_B2H 0	GP1A Pour	0	0
P1B_A0L 0	GP1B_A1L 0	GP1B_A2L 0	GP1B_B1L 0	GP1B_B2L 0	GP1R Rev 0	0	0
P1B_A0H 0	GP1B_A1H 0	GP1B_A2H 0	GP1B_B1H 0	GP1B_B2H 0	GP1B Rev 0	0	0
P2A A0L 0	GP2A A11 0	GP2A A2L 0	GP2A B1L 0	GP2A B2L 0	GP1C Ewd	0	0
P2A_A0H 0	GP2A A1H 0	GP2A A2H 0	GP2A B1H 0	GP2A B2H 0	GP1C Rev	0	0
					GP1D Fwd	0	0
P2B_AOL 0	GP2B_A1L 0	GP2B_A2L_0	GP2B_B1L 0	GP2B_B2L 0	GP1D Rev	0	0
ZB_AUH U	GP2B_A1H 0	GP2B_A2H 0	GP2B_B1H 0	GP2B_B2H 0	GP2A Fwd	0	0
P1C_A0L 0	GP1C_A1L 0	GP1C_A2L 0	GP1C_B1L 0	GP1C_B2L 0	GP2A Rev 0	0	0
P1C_A0H 0	GP1C_A1H 0	GP1C_A2H 0	GP1C_B1H 0	GP1C_B2H 0	GP2B Fwd	0	0
P1D_A0L 0	GP1D_A1L 0	GP1D_A2L 0	GP1D_B1L 0	GP1D_B2L 0	GP2B Rev 0	0	0
P1D_A0H 0	GP1D_A1H 0	GP1D_A2H 0	GP1D_B1H 0	GP1D_B2H 0	GP2C Fwd 0	0	0
	GP2C A11 0	GP2C A2L 0	GP2C B1L 0	GP2C B2L 0	GP2C Rev 0	0	0
P2C A0H 0	GP2C_AIH_0	GP2C_A2H_0	GP2C_B1H_0	GP2C B2H 0	GP2D Fwd 0	0	0
					GP2D Rev 0	0	0
P2D_A0L 0	GP2D_A1L 0	GP2D_A2L 0	GP2D_B1L 0	GP2D_B2L 0	,		
P2D_A0H J0	GP2D_A1H 0	GP2D_A2H 0	GP2D_B1H 0	GP2D_B2H 0		1	
Output tput Registers	Coefficients Registers to Spreadsheet Path			ALCULATE Sample R EFFICIENTS D REGISTER 48000 SETTINGS	ate (Fs)	I2C Devic	e Setup
Output	Coefficients ts to Spreadsheet Path		Impor not sc Fs/2 w coeffic	tant: Frequency response graj ale with sample rate changes. vill show a valid filter profile, t cients	ohs on the filter setup tab v Cut-off frequencies greater out will not create valid	vill r than 12C	Address Speed 2
DINPUT C	oefficients Path			GPF_SRC1 GPF	_SRC2 DSP_CFG		200KHZ
ut Coefficients	from Spreadsheet		Reg 0	x7D 54 Reg 0x7E	54 Reg 0x7F 0		

Figure 22 Coefficients Panel

It is also possible to input coefficients to the device from spreadsheet by selecting *Input Coefficients* button and by selecting a valid input file path. Three forward and two reverse coefficients are required, an example is found in Figure 23.

	📙 19 - C	× - -	Co	effic				x
Fi	ile Hoi	Insi P	ag F	or [• 🗠	•	- 6	P 83
Pas Clipi	te 🛷	A Font	Aligr	≣ iment	% Numt) per	A Styles	C,
	C15		-	0		f _x		~
	А	В		(2		D	
1	0.950995	-1.83	422	0.89	3054			
2	-1.83422	0.84	405					
3	0.995615	-1.99121		0.99	5606			
4	-1.99121	0.991	221					
5	0.999332	-1.99	854	0.99	9215			
6	-1.99854	0.998	546					
7	0.999359	-1.9	985	0.99	9159			
8	-1.9985	0.998	518					
9	0.99922	-1.99	738	0.99	8209			
10	-1.99738	0.997	429					
11	0.999375	-1.99	826	0.99	8921			
12	-1.99826	0.998	296					
13								
1/	► H Co	efficier	ıts I	npull	4		•	•
		. 1	00%	Θ		0	(÷ ";

Figure 23 Input Coefficient Spreadsheet Example

Another facility on the *Generate Coefficients* panel allows the register values to be output to spreadsheet by selecting the *Output Coefficient Registers* button and by selecting a valid output file path. The spreadsheet file must already exist for the register values to be output.

The I2C device address and access speed can also be entered here.

5.5 Five-band Equaliser and Voice Filter Panel

The EQ & Voice panel contains the controls for selection of the ADC and DAC five-band equalisers and for the voice filters. These registers can be submitted real-time while the interface is running by pressing the *Submit* button.

😰 Realtime Filter Writes.vi		
<u>File Edit Operate Tools Window H</u> elp		
¢		Filter
Filter Setup Coefficients EQ & Voice		
Filter Setup Coefficients EQ & Voice Reg 0x1 1248 DAC_EQ1_VOL Reg 0x13 1248 DAC_EQ2_VOL Reg 0x14 1248 DAC_EQ3_VOL 1248 DAC_EQ3_VOL Fe/8192 x Pl Reg 0x18 1248 DAC_EQ5_VOL Reg 0x18 1248 DAC_EQ5_VOL DAC_ED_EN DAC_ED_EN	VUICE_F0 Reg 0x11 1286 ADC_EQ1_VOL NICE_FN Reg 0x12 1286 ADC_EQ2_VOL Reg 0x12 1286 ADC_EQ3_VOL PF_EN Reg 0x13 1286 ADC_EQ5_VOL 008 ADC_EQ_GAIN 008 ADC_EQ_EN SUBMIT	Reg Oxf 2.5Hz ADC_VOICE_F0 ADC_VOICE_EN F5/0192 X PL ADC_HPF_F0 ADC_HPF_EN
Tab Control		🛛
<		

Figure 24 Five-band Equaliser and Voice Filter Panel

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.