intersil

ISL73007SEHEV2Z

The ISL73007SEHEV2Z evaluation board (shown in Figure 3) features the ISL73007SEH buck regulator. The IC is a small foot print radiation hardened POL designed for critical low power applications.

The ISL73007SEH is operational over 3V to 18V integrating both high-side and low-side power FETs and switches at a default 500kHz frequency. The switching frequency can also be programmed from 300kHz up to 1MHz using an external resistor. The ISL73007SEH uses constant-frequency peak current mode control architecture for fast loop transient response. The ISL73007SEH can use either its internal compensation at the 500kHz default switching frequency or an external Type II compensation at other frequencies to stabilize the loop as determined by specific design and performance requirements. When integrating both P-channel and N-channel power devices with the option of internal compensation, a minimum of external components are required, thereby reducing the BOM count and complexity of the design.

The ISL73007SEHEV2Z evaluation board and this accompanying manual provide a quick and easy method to evaluate the ISL73007SEH part, see the *ISL73007SEH datasheet* for information about the operation, function, and performance of the device.

Features

- Optimized for 3.3V to 1.2V conversion, externally set 1MHz switching frequency, external slope and compensation configuration
- 3A output current

Specifications

The ISL73007SEHEV2Z evaluation board is by default externally configured for immediate evaluation with minimum components and connections, which allows for other conditions to be evaluated with user-modification of components and connections.

The electrical ratings of the ISL73007SEHEV2Z evaluation board are shown in Table 1.

Parameter	Rating	
PVIN Supply Voltage	2.9V - 12V	
DC Output Voltage	1.2V	
Operating Frequency	1MHz	
Output Current	3A	
Temperature	-55°C to +125°C	

Table 1. Electrical Ratings




Figure 1. Block Diagram

Contents

1.	I. Functional Description	
	1.1	Operational Characteristics
	1.2	Setup and Configuration
2.	Boar	d Design
	2.1	Basic Layout
	2.2	Layout Guidelines
	2.3	Schematic Diagrams
	2.4	Bill of Materials
	2.5	Board Layout
3.	Туріс	al Performance Graphs
4.	Orde	ring Information
5.	Revis	sion History

1. Functional Description

The ISL73007SEHEV2Z evaluation board has a default configuration of 3.3V to 1.2V conversion with a 3A maximum output current and contains the ISL73007SEH voltage regulator IC in the external configuration for the 1MHz switching frequency, and for control loop and slope compensations. Figure 1 shows the ISL73007SEHEV2Z evaluation board block diagram. Photographs of the ISL73007SEHEV2Z are shown in Figure 3 and Figure 4.

The ISL73007SEHEV2Z evaluation board provides access to the pins of the IC device and convenient pads for connecting test equipment. For more information, see the schematic (Figure 5), PCB layers (Figure 6 through Figure 11), and Bill of Materials. Performance data taken using the ISL73007SEHEV2Z and basic lab equipment is shown in Figure 12 through Figure 19.

1.1 **Operational Characteristics**

The ISL73007SEHEV2Z only requires a single voltage supply > 2.9V connected to the PVIN pad to operate, outputting 1.2V on the VOUT pad with a 3A output current capability. Optimized for a nominal PVIN voltage of 3.3V, the input operating voltage at which the IC turns on is set by the resistor divider (R_1 and R_2) on the ENABLE pin. **Important:** Do not exceed 5V on the ENABLE pin.

1.2 Setup and Configuration

The following equipment is recommended for testing the board:

- 5V power supply
- 100MHz oscilloscope

Complete the following steps to configure and use the board:

- 1. Configure the board as shown in Figure 2.
- 2. Connect and turn on a 3.3V power supply to the PVIN pad.
- 3. Using the oscilloscope to look at VIN and VOUT waveforms and to also observe the behavior of the LX phase node located on pins 13 and 14 of the IC package. Proper probe grounding must be practiced when observing clean waveforms.
- 4. Output current loading can be externally added at the VOUT and GND pads for loaded output evaluations. A DVM(s) can be employed to monitor the input and output voltages and currents.




Figure 2. ISL73007SEH Basic Evaluation Test Setup Block Diagram

2. Board Design




Figure 3. ISL73007SEHEV2Z Evaluation Board (Top)



Figure 4. ISL73007SEHEV2Z Evaluation Board (Bottom)

2.1 Basic Layout

The ISL73007SEH is located in the center of the board and is labeled U1. Connect the input power across the PVIN and GND pads. The output voltage then appears across the V_OUT and GND pads near the output inductor (L_1) and the output capacitance (C_8) , respectively. Additional C_{IN} is provided by C_2 (flip side) and C_3 . The other passive components near the PVIN pad are for setting the EN POR, slope compensation, and VCC decoupling. The passive components between the GND and V_OUT pads on the edge of the PCB are for switching frequency and output voltage setting, compensating the external loop error amplifier and PGOOD pull-up. Consult the schematic in (Figure 5) for more details.

2.2 Layout Guidelines

PCB design is critical to reduce parasitic inductances with critical components being closely placed to the IC. The critical components in order would be the loop compensation RC, the slope resistor, and the low ESR ceramic input capacitors. Avoid placing any traces or components under the LX shapes to avoid noise coupling from the switching node.

2.3 Schematic Diagrams





Figure 5. Schematic

2.4 Bill of Materials


Qty	Reference Designator	Description	Manufacturer	Manufacturer Part
1	U1	IC-RAD HARD 3A POL REGULATOR, 14P, CFP, ROHS	Renesas Electronics	ISL73007SEHF/PROTO
1		PWB-PCB, ISL73007SEHEV2Z, REVA, ROHS	Imagineering Inc	ISL73007SEHEV2ZREVAPCB
3	C2, C4, C9	CAPACITOR, SMD, 2220, 22µF, 25V, 20%, X7R, ROHS	ТDК	C5750X7R1E226M
2	C3, C7	CAP-AEC-Q200, SMD, 0603, 1µF, 25V, 10%, X7R, ROHS	Murata	GCM188R71E105KA64D
1	C5	CAP, SMD, 0603, 1200pF, 50V, 1%, C0G/NP0, ROHS	Murata	GRM1885C1H122FA01D
1	C6	CAP, SMD, 0603, 0.1µF, 25V, 10%, X7R, ROHS	Yageo	CC0603KRX7R8BB104
1	C10	CAP, SMD, 0603, 1nF, 25V, 10%, X7R, ROHS	Yageo	CC0603KRX7R8BB102
1	C8	CAP-TANT, SMD, 1411, 100μF, 6V, 20%, 15mΩ at 100MHz, ROHS	Kemet	T520B107M006ATE015
1	L1	COIL-PWR INDUCT, SMD, 4x4mm, 0.82μH.20%, 9.4A, 8.6mΩ, ROHS	Coilcraft	XGL4020-821MEC
1	R3	RES, SMD, 0603, 43k, 1/10W, 0.1%, TF, ROHS	Panasonic	ERA-3AEB433V
3	R6, R7, R8	RES, SMD, 0603, 10k, 1/10W, 1%, TF, ROHS	Venkel	CR0603-10W-1002FT
1	R4	RES, SMD, 0603, 42.7k, 1/10W, 1%, TF, ROHS	Venkel	CR0603-10W-4272FT
1	R5	RES, SMD, 0603, 14k, 1/10W, 1%, TF, ROHS	Venkel	CR0603-10W-1402FT
1	R2	RES, SMD, 0603, 52.3k, 1/10W, 1%, TF, ROHS	Yageo	RC0603FR-052321L
1	R1	RES, SMD, 0603, 75k, 1/10W, 1%, TF, ROHS	Venkel	CR0603-10W-7502FT

2.5 Board Layout



intersil[®]

Figure 6. Top Layer






Figure 8. Layer 3




Figure 9. Bottom Layer






Figure 10. Top Silk Layer





3. Typical Performance Graphs

Unless otherwise noted, PVIN = 3.3V; V_{OUT} = 1.2V, f_{SW} = 1MHz, T_A = Room Ambient. Some results with modified board.








Figure 14. Turn-on, 0.6Ω load







Figure 16. +2A Output Current Transient














Unless otherwise noted, PVIN = 3.3V; V_{OUT} = 1.2V, f_{SW} = 1MHz, T_A = Room Ambient. Some results with modified board. (Cont.)




Figure 18. Gain/Phase BODE Plot, I_{OUT} = 2A




Figure 19. Package Temperature at I_{OUT} = 3A

4. Ordering Information

Part Number	Description
ISL73007SEHEV2Z	Radiation Hardened ISL73007SEH buck regulator evaluation board

5. Revision History

Revision	Date	Description
1.00	Mar 23, 2022	Initial release

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/