







Title		
ISLKU060DEMO1ZA Reference Design		
Size	Document Number	Rev A
Date: Wednesday, June 09, 2021	Sheet 01 of 22	




Power LED Indicators



Title		
ISLKU060DEMO1ZA Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 02 of 22




Max current / device = 3A
 OCP set just shy of 3A
 1.2V Max Dissipation = 3.9W
 1.2V Max Delivery = 3.6W
 1.0V Max Dissipation = 4.5W
 1.0V Max Delivery = 3.0W



Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 04 of 22


Buck OCP fixed, ~5.3A
 Max buck current = 3A
 Buck efficiency @ 3A = ~75%
 Max buck dissipation = 1.3W
 Max buck delivery = 4.0W
 Buck soft-start = 2.6 ms

LDO OCP fixed, ~1.65A
 Max LDO current = 1A
 Max LDO dissipation = 0.7W
 Max LDO delivery = 0.7W
 LDO soft-start = 1.4 ms





Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 05 of 22

Max LDO current = 3A
 Max LDO dissipation = 2.1W
 Max LDO delivery = 5.4W
 OCP set just shy of 3A



1.811V

Place 0.47uF, 22uF on the 3 sides of part near PVIN






1.802V

OCP fixed, peak 18A
 Max current = 6A
 Efficiency @ 6A = 87%
 Max dissipation = 1.6W
 Max delivery = 11W
 Soft-start = 2.6 ms

Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 06 of 22


OCP fixed, peak 18A
 Max current = 6A
 Efficiency @ 6A = 87%
 Max dissipation = 3W
 Max delivery = 20W
 Soft-start = 2.6 ms

OCP fixed, peak 18A
 Max continuous current = 6A
 Efficiency @ 6A = 87%
 Max dissipation = 2.3W
 Max delivery = 15.3W
 Soft-start = 2.6 ms




Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 07 of 22

Xilinx Reference Decoupling Network Impedance:



BOM-Optimized Decoupling Network Impedance:



Decoupling designed to a 6A load step

Recommended PCB Capacitors per Device

Example decoupling capacitor quantities for the XQRKU060-CNA1509 device are listed in Table 77 to Table 81. The optimized quantities of PCB decoupling capacitors assume that the voltage regulators have stable output voltages and meet the regulator manufacturer's minimum output capacitance requirements. These recommendations assume a regulator (DC) tolerance of ±2% and an AC tolerance of ±1%, except for V_{CCINT} which assumes an AC tolerance of ±2%. The total of the DC and AC tolerances must be within the recommended operating conditions specified in Table 9.

Table 77: Decoupling Capacitor Quantities for V_{CCINT} with Sample Step Currents

Step current (A)	330 μF	47 μF	10 μF	1.0 μF	0.22 μF
6	3	3	6	30	40
5	2	5	19	21	25
4	1	4	16	16	16
3	1	2	8	8	8
2	1	1	3	3	3

- Notes:
- V_{CCINT} is tied internally in the CNA1509 package to V_{CCINT}.
 - Step current is typically a fraction of dynamic current; roughly 15–33%.

Table 78: Decoupling Capacitor Quantities for V_{CCBRAM}

V _{CCBRAM}	
47 μF	10 μF
1	1

Table 79: Decoupling Capacitor Quantities for V_{CCCAUX}/V_{CCCAUX_IO}

V _{CCCAUX} /V _{CCCAUX_IO} (combined)	
47 μF	10 μF
1	1

- Notes:
- Based on 20A of I_{CCCAUX} + I_{CCCAUX_IO} dynamic current.

Table 80: Decoupling Capacitor Quantities for V_{CC0} per Bank

V _{CC0_HP} (per bank) or V _{CC0_HR} (per bank)
47 μF
1

- Notes:
- When combining banks, one 47 μF can power up to four connected banks.

Table 81: Decoupling Capacitor Specifications and Sample Part Numbers


Value (μF)	Case	Type	ESR (mΩ)	ESL (nH)	Sample Part Number
330	D	Tant Poly	5.64	1.90	Kemet T541X337M010ATE
47	D	Tant Poly	15.22	1.90	Kemet T541D476M3.SATE
10	1210	X7R	20	1.62	
1.0	0805	X7R	19	2.50	
0.22	0603	X7R	12	2.50	

Decoupling methods other than those presented in these tables can be used, but the decoupling network should be designed to meet or exceed the performance of the simple decoupling networks presented here. The impedance of the alternate network is recommended to be less than or equal to that of the recommended network across frequencies from 100 kHz to approximately 10 MHz.


Using KEMET's K-SIM capacitor simulation software we find that the Xilinx design has peak impedance of about 1.5 mOhm over frequency. Iterating in the same tool we derive a network with a similar figure, but fewer components. This reduces the BOM and simplifies PCB layout.

Both designs are under Z_{target} = 3mOhm.

Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 08 of 22




Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 09 of 22







Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 11 of 22

HP Voltage = 0.950 V to 1.890 V
 Maximum clamp-current per pin = 10mA
 Maximum clamp-current per 52-pin bank = 200mA



AR# 72582 Space-Grade XQR0060 will prohibit you from placing memory (D08) interfaces in bank 25 and/or bank 46 due to corner pads not being bonded out to package

AV39 is NC on CA1509 (CGA) Pinout
 AV38 NC by association
 AW38 is NC on CA1509 (CGA) Pinout



Place resistors as close to pins of FPGA as possible


SGMII_CLK_P

SGMII_CLK_N

SGMII_RX_P


SGMII_RX_N

Levelshifting to adjust 1.4V common-mode to 0.9V common-mode of 1.8V DIFF_HSTL_T18 and LVDS





Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 12 of 22

HP Voltage = 0.950 V to 1.890 V
 Maximum clamp-current per pin = 10mA
 Maximum clamp-current per 52-pin bank = 200mA



B39 is NC on CA1509 (CGA) Pinout
C38 NC by association
A38 is NC on A1509 (CGA) Pinout
A37 NC by association


AR# 72582 Space-Grade XGRKU060 will prohibit you from placing memory (DDR) interfaces in bank 25 and/or bank 46 Due to corner-pads not being bonded out to package



Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 13 of 22


HP Voltage = 0.950 V to 1.890 V
 Maximum clamp-current per pin = 10mA
 Maximum clamp-current per 52-pin bank = 200mA

Max memory interfaces speed is 1600Mb/s according to table 26 in DS892 (L1 speed grade, 0.95V core, FF package)



Place termination near pins of FPGA


VRP to 240 ohm 1% resistor



DQS_BIAS would place common-mode at 0.675V

Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 14 of 22

HR Voltage = 1.140 V to 3.400 V
 Maximum clamp-current per pin = 10mA
 Maximum clamp-current per 52-pin bank = 200mA




LVDS input standard uses internal Vref
 External vref should be tied to ground thru 500 or 1k resistor

U34-13

VCCO_64_1	IO_L10N_T1U_N7_QBC_AD4N_64	AP18
VCCO_64_2	IO_L10P_T1U_N6_QBC_AD4P_64	AP19
VCCO_64_3	IO_L11N_T1U_N9_GC_64	AN17
VCCO_64_4	IO_L11P_T1U_N8_GC_64	AN18
VCCO_64_5	IO_L12N_T1U_N11_GC_64	AN19
VCCO_64_6	IO_L12P_T1U_N10_GC_64	AM19
	IO_L13N_T2L_N1_GC_QBC_64	AM17
	IO_L13P_T2L_N0_GC_QBC_64	AL17
	IO_L14N_T2L_N3_GC_64	AL18
	IO_L14P_T2L_N2_GC_64	AL19
	IO_L15N_T2L_N5_AD11N_64	AK16
	IO_L15P_T2L_N4_AD11P_64	AJ16
	IO_L16N_T2U_N7_QBC_AD3N_64	AK17
	IO_L16P_T2U_N6_QBC_AD3P_64	AK18
	IO_L17N_T2U_N9_AD10N_64	AH16
	IO_L17P_T2U_N8_AD10P_64	AH17
	IO_L18N_T2U_N11_AD2N_64	AJ18
	IO_L18P_T2U_N10_AD2P_64	AJ19
	IO_L19N_T3L_N1_DBC_AD9N_64	AG16
	IO_L19P_T3L_N0_DBC_AD9P_64	AG17
	IO_L1N_T0L_N1_DBC_64	AV17
	IO_L1P_T0L_N0_DBC_64	AV18
	IO_L20N_T3L_N3_AD1N_64	AH18
	IO_L20P_T3L_N2_AD1P_64	AH19
	IO_L21N_T3L_N5_AD8N_64	AE16
	IO_L21P_T3L_N4_AD8P_64	AD16
	IO_L22N_T3U_N7_DBC_AD0N_64	AF18
	IO_L22P_T3U_N6_DBC_AD0P_64	AF17
	IO_L23N_T3U_N9_64	AE17
	IO_L23P_T3U_N8_64	AG19
	IO_L24N_T3U_N11_64	AF19
	IO_L24P_T3U_N10_64	AW19
	IO_L2N_T0L_N3_64	AW20
	IO_L2P_T0L_N2_64	AU16
	IO_L3N_T0L_N5_AD15N_64	AU17
	IO_L3P_T0L_N4_AD15P_64	AU18
	IO_L4N_T0U_N7_DBC_AD7N_64	AV19
	IO_L4P_T0U_N6_DBC_AD7P_64	AT17
	IO_L5N_T0U_N9_AD14N_64	AT18
	IO_L5P_T0U_N8_AD14P_64	AU19
	IO_L6N_T0U_N11_AD6N_64	AT19
	IO_L6P_T0U_N10_AD6P_64	AR17
	IO_L7N_T1L_N1_QBC_AD13N_64	AR18
	IO_L7P_T1L_N0_QBC_AD13P_64	AT20
	IO_L8N_T1L_N3_AD5N_64	AR20
	IO_L8P_T1L_N2_AD5P_64	AR16
	IO_L9N_T1L_N5_AD12N_64	AP16
	IO_L9P_T1L_N4_AD12P_64	AU20
	IO_T0U_N12_64	AN16
	IO_T1U_N12_64	AM16
	IO_T2U_N12_64	AD18
	IO_T3U_N12_64	

XCKU060-1FFVA15171



In banks where the I/O standard does not have an input reference voltage requirement, connect the dedicated VREF pin to GND (with a 500 or 1k resistor), or leave it floating.


- << ETH0_125CLK
- << ETH0_MDIO
- << ETH0_MDC
- << ETH0_INT
- << ETH0_PHY_RESET_N
- << ETH0_CRD
- << ETH0_RX_CLK
- << ETH0_RX_ER
- << ETH0_RX_DV
- << ETH0_RXD_0
- << ETH0_RXD_1
- << ETH0_RXD_2
- << ETH0_RXD_3
- << ETH0_RXD_4
- << ETH0_RXD_5
- << ETH0_RXD_6
- << ETH0_RXD_7
- << ETH0_GTX_CLK
- << ETH0_TX_ER
- << ETH0_TX_EN
- << ETH0_TXD_0
- << ETH0_TXD_1
- << ETH0_TXD_2
- << ETH0_TXD_3
- << ETH0_TXD_4
- << ETH0_TXD_5
- << ETH0_TXD_6
- << ETH0_TXD_7

U34-14

VCCO_65_AE14	IO_L10N_T1U_N7_QBC_AD4N_A13_D29_65	AP13
VCCO_65_AH15	IO_L10P_T1U_N6_QBC_AD4P_A12_D28_65	AP14
VCCO_65_AJ12	IO_L11N_T1U_N9_GC_A11_D27_65	AN12
VCCO_65_AM13	IO_L11P_T1U_N8_GC_A10_D26_65	AN13
VCCO_65_AR14	IO_L12N_T1U_N11_GC_A09_D25_65	AN14
VCCO_65_AV15	IO_L12P_T1U_N10_GC_A08_D24_65	AM14
VCCO_65_AW12	IO_L13N_T2L_N1_GC_QBC_A07_D23_65	AM12
	IO_L13P_T2L_N0_GC_QBC_A06_D22_65	AL12
	IO_L14N_T2L_N3_GC_A05_D21_65	AL13
	IO_L14P_T2L_N2_GC_A04_D20_65	AL14
	IO_L15N_T2L_N5_AD11N_A03_D19_65	AJ14
	IO_L15P_T2L_N4_AD11P_A02_D18_65	AH14
	IO_L16N_T2U_N7_QBC_AD3N_A01_D17_65	AJ15
	IO_L16P_T2U_N6_QBC_AD3P_A00_D16_65	AJ13
	IO_L17N_T2U_N9_AD10N_D15_65	AH13
	IO_L17P_T2U_N8_AD10P_D14_65	AK12
	IO_L18N_T2U_N11_AD2N_D13_65	AK13
	IO_L18P_T2U_N10_AD2P_D12_65	AH12
	IO_L19N_T3L_N1_DBC_AD9N_D11_65	AG12
	IO_L19P_T3L_N0_DBC_AD9P_D10_65	AW14
	IO_L1N_T0L_N1_DBC_RS1_65	AV14
	IO_L1P_T0L_N0_DBC_RS0_65	AF15
	IO_L20N_T3L_N3_AD1N_D09_65	AF16
	IO_L20P_T3L_N2_AD1P_D08_65	AE13
	IO_L21N_T3L_N5_AD8N_D07_65	AG14
	IO_L21P_T3L_N4_AD8P_D06_65	AG15
	IO_L22N_T3U_N7_DBC_AD0N_D05_65	AF14
	IO_L22P_T3U_N6_DBC_AD0P_D04_65	AF12
	IO_L23N_T3U_N9_I2C_SDA_65	AE12
	IO_L23P_T3U_N8_I2C_SCLK_65	AD13
	IO_L24N_T3U_N11_DOUT_GSO_B_65	AD14
	IO_L24P_T3U_N10_EMCCLK_65	AW16
	IO_L2N_T0L_N3_FWE_FCS2_B_65	AW16
	IO_L2P_T0L_N2_FOE_B_65	AW13
	IO_L3N_T0L_N5_AD15N_A27_65	AV13
	IO_L3P_T0L_N4_AD15P_A26_65	AU15
	IO_L4N_T0U_N7_DBC_AD7N_A25_65	AT15
	IO_L4P_T0U_N6_DBC_AD7P_A24_65	AV12
	IO_L5N_T0U_N9_AD14N_A23_65	AU12
	IO_L5P_T0U_N8_AD14P_A22_65	AP15
	IO_L6N_T0U_N11_AD6N_A21_65	AT14
	IO_L6P_T0U_N10_AD6P_A20_65	AT13
	IO_L7N_T1L_N1_QBC_AD13N_A19_65	AR13
	IO_L7P_T1L_N0_QBC_AD13P_A18_65	AR15
	IO_L8N_T1L_N3_AD5N_A17_65	AP16
	IO_L8P_T1L_N2_AD5P_A16_65	AT12
	IO_L9N_T1L_N5_AD12N_A15_D31_65	AR12
	IO_L9P_T1L_N4_AD12P_A14_D30_65	AW15
	IO_T0U_N12_A28_65	AM15
	IO_T1U_N12_PERSTN1_65	AL15
	IO_T2U_N12_CSI_ADV_B_65	AE15
	IO_T3U_N12_PERSTN0_65	

XCKU060-1FFVA15171

Bank 65 is multifunction bank (incorporates some optional config I/O)
 Bank65 at 3.3V to support NOR-flash I/O supply voltage




EMCCLK is only used when the external master CLK enable option enables EMCCLK as an input for clocking the master configuration modes.


R4308 I2C brought out to resistors in case we need to connect for debug

In devices where bank 65 (all devices) and bank 70 (only devices with multiple SLRs) are HR I/O banks and configured with a VCCO requirement <=1.8V, the inputs can have 0-1-0 transition to the interconnect logic during configuration if the input is tied to a 0 or floated and the configuration voltage is >=2.5V.


Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 15 of 22




XCKU060-1FFVA15171




XCKU060-1FFVA15171




XCKU060-1FFVA15171




XCKU060-1FFVA15171




XCKU060-1FFVA15171



XCKU060-1FFVA15171





XCKU060-1FFVA15171





XCKU060-1FFVA15171


Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 16 of 22




Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 17 of 22



Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 18 of 22




Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 19 of 22




Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 20 of 22

Place Terminations
Close to 88E1111




Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 21 of 22


5V Power Input





JTAG and FPGA Configuration



FPGA Fan



RS-485



Title		
Renesas KU060 Reference Design		
Size	Document Number	Rev A
Date:	Wednesday, June 09, 2021	Sheet 22 of 22