Date: Apr. 23, 2024

## **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RZ*-A0130A/E	Rev.	1.00		
Title	RZ/G2H, G2M V1.3, G2M V3.0, G2N and G2 Correction of section 33.Video Signal Proces (VSP2)		Information Category	Technical Notification				
	RZ/G Series, 2nd Generation	Lot No.						
Applicable Product	RZ/G2H RZ/G2M V1.3, V3.0 RZ/G2N RZ/G2E	All lots	Reference Document	RZ/G Series, 2nd Generation User's Manual: Hardware Rev.1 (R01UH0808EJ0111)		.11		

This technical update describes document correction of RZ/G Series, 2nd Generation product.

[Summary]

Add the description in the "33.2.8.4 {mod} Routing Register (VI6\_DPR\_{mod}\_ROUTE: {mod} = ILV\_BRS, SRU, UDS, LUT, CLU, HST, HSI, BRU, SHP) ".

[Priority level]

Importance: "Normal"
Urgency: "Normal"

[Products]

RZ/G2H

RZ/G2M V1.3, V3.0


RZ/G2N

RZ/G2E

[Section number and title]

Section 33. VSP2





## [Correction]

1. Section 33. VSP2, Page 33-142, 33.2.8.4 {mod} Routing Register (VI6\_DPR\_{mod}\_ROUTE: {mod} = ILV\_BRS, SRU, UDS, LUT, CLU, HST, HSI, BRU, SHP).

Current (from):

## 33.2.8.4 {mod} Routing Register (VI6\_DPR\_{mod}\_ROUTE: {mod} = ILV\_BRS, SRU, UDS, LUT, CLU, HST, HSI, BRU, SHP)

R	RZ/G2H		F	RZ/G2M V1.3, RZ/G2M V3.0					RZ/G2N				RZ/G2E			
	√					$\sqrt{}$				$\sqrt{}$						
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	BRS SEL	_	_	_	_		ı		FXA	[7:0]	I	· I	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_		FP[5:0]					_	_	'	RT[5:0]				
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 29,	_	All 0	R	Reserved
27 to 24, 15, 14, 7, 6				These bits are always read as 0. The write value should always be 0.
28	BRSSEL	B'0	R/W	Select ILV or BRS
				0: ILV is selected
				1: BRS is selected.
				BRS and ILV shares data path route. Setting VI6_DPR_ILV_BRS_ROUTE is needed in case of using ILV or BRS. This bit select ILV or BRS for VI6_DPR_ILV_BRS_ROUTE.
				Set 0 to this bit in case of using ILV.
				Set 1 to this bit in case of using BRS.
				This bit is available in only VI6_DPR_ILV_BRS_ROUTE.
23 to 16	FXA [7:0]	All 0	R/W	Fixed α Output Value for {mod}
				The {mod} does not support input/output of the $\alpha$ value. The $\alpha$ value input to the {SHP, SRU, LUT, CLU, HST and HSI} is discarded, and the fixed $\alpha$ value specified in these bits is always output from the {SHP, SRU, LUT, CLU, HST and HSI}.
				A value from 0 to 255 can be specified.
				These bits are valid for SHP, SRU, LUT, CLU, HST and HSI modules. For UDS, ILV, BRS and BRU modules, these bits are reserved.
13 to 8	FP [5:0]	All 0	R/W	{mod} Internal Operation Timing Setting
				Specify 0.
5 to 0	RT [5:0]	All 0	R/W	{mod}Target Node Value
				These bits specify the target node value for the {mod}. When using the {mod}, refer to Figure 33.31 to Figure 33.32 for settings. When not using the {mod}, specify 63.

Correct (to):

## 33.2.8.4 {mod} Routing Register (VI6\_DPR\_{mod}\_ROUTE: {mod} = ILV\_BRS, SRU, UDS, LUT, CLU, HST, HSI, BRU, SHP)

R	RZ/G2H		F	RZ/G2M V1.3, RZ/G2M V3.0					RZ/G2N				RZ/G2E			
	√					$\sqrt{}$				$\sqrt{}$						
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	BRS SEL	_	_	_	_		ı		FXA	[7:0]	I	· I	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_		FP[5:0]					_	_	'	RT[5:0]				
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 29,	_	All 0	R	Reserved
27 to 24, 15, 14, 7, 6				These bits are always read as 0. The write value should always be 0.
28	BRSSEL	B'0	R/W	Select ILV or BRS
				0: ILV is selected
				1: BRS is selected.
				BRS and ILV shares data path route. Setting VI6_DPR_ILV_BRS_ROUTE is needed in case of using ILV or BRS. This bit select ILV or BRS for VI6_DPR_ILV_BRS_ROUTE.
				Set 0 to this bit in case of using ILV.
				Set 1 to this bit in case of using BRS.
				This bit is available in only VI6_DPR_ILV_BRS_ROUTE.
23 to 16	FXA [7:0]	All 0	R/W	Fixed α Output Value for {mod}
				In the case where {mod} is {SHP, SRU, LUT, CLU, HST and HSI}. The $\alpha$ value input to the {SHP, SRU, LUT, CLU, HST and HSI} is discarded, and the fixed $\alpha$ value specified in these bits is always output from the {SHP, SRU, LUT, CLU, HST and HSI}.
				A value from 0 to 255 can be specified.
				In the case where {mod} is {UIF(DISCOM), UDS, ILV, BRS and BRU} Reserved
10 / 0	ED (5.0)	A II O	D 044	These bits are always read as 0. The write value should always be 0.
13 to 8	FP [5:0]	All 0	R/W	{mod} Internal Operation Timing Setting
				Specify 0.
5 to 0	RT [5:0]	All 0	R/W	{mod}Target Node Value
				These bits specify the target node value for the {mod}. When using the {mod}, refer to Figure 33.31 to Figure 33.32 for settings. When not using the {mod}, specify 63.

[Description]
Add the description in the "33.2.8.4 {mod} Routing Register (VI6_DPR_{mod}_ROUTE: {mod} = ILV_BRS, SRU, UDS, LUT,
CLU, HST, HSI, BRU, SHP)".
[Reason for Correction]
To correct description error.
- End of Document -