

Date: July 20, 2015

Introduction

Set/Reset latches (RS latches) are very useful memory devices in digital logic design. A traditional RS latch is level triggered and is useful when the set and reset inputs holds its value high or low. When the set and reset inputs are one-shot pulses and their rising edges are needed as triggers, RS latch becomes ineffective because of potential timing conflicts at the input. An edge-triggered latch can be used to avoid such conflicts. The following application note uses a SLG46721 GreenPAK to construct an edge-triggered latch; any GreenPAK with two resettable digital flip-flops (DFF) and an inverter can be used.

Design 1: Level Triggered Latch and its Limitation

Before analyzing edge-triggered latch, let's first take a look at a RS latch and application cases in which

it can fail. Figure 1 shows one way to implement an active high RS latch by using a look-up-table (LUT) with feedback. Table 1 in the appendix shows the LUT's properties. The power-on-reset (POR) input makes sure the latch will start with a low output. A high on SET sets the output to high. A high on RESET resets the output to low. A low on both SET and RESET latches the output to its previous state. In figure 1's example, RESET takes higher priority over SET, so a high on both SET and RESET resets the output to low.

Figure 2 shows the RS latch's timing waveform. Since the output is hardwired to low when both SET and RESET are high, the RS latch's limitation is its inability to distinguish SET and RESET edges and which edge comes first. Looking at figure 2 waveforms at the orange vertical line, when SET goes high, output is still low because RESET is high. This could create a problem when the latch's inputs are one-shot pulses with pulse widths that overlap each other.




Figure 1. Level Triggered RS Latch





Figure 2. Level Triggered RS Latch Timing Diagram

Design 2: Edge Triggered Latch and its Versatility

Digital flip-flops (DFFs) are the perfect building blocks to make latches edge sensitive. This is because the output of a latch follows the input (R/S) when CLK is high (level sensitive), while the output of a DFF follows the input (D) when the CLK switches from low to high (edge triggered).

Figure 3 shows how to connect 2 DFFs together with an inverter to construct an edge-triggered latch. Tables 2 and 3 in the appendix show DFF2 and DFF3's properties respectively. Since both DFFs' inputs are GND (logic low), the rising edges of the SET and RESET inputs will clock the DFFs' outputs low. The outputs will be held low until the DFFs are being set by an active low signal on their nSET pins.




Figure 3. Edge Triggered RS latch



Essentially DFF3 will set the latch while DFF2 gets ready for the next RESET, and DFF2 will reset the latch while DFF3 gets ready for the next SET.

Figure 4 shows the edge-triggered latch's timing waveform. It resolves conflict condition when both SET and RESET are high at the orange vertical line.

Some GreenPAK's DFF blocks have both a Q and a nQ output. If those resources are available, the inverter would not be needed.

For edge and level trigger comparison, figure 5 lines up the two different latches' outputs together.



Figure 4. Edge Triggered RS Latch Timing Diagram



Figure 5. Edge and Level triggered RS latch timing diagram





Conclusion

With Renesas programmable mixed-signal ASICs technologies, a level-triggered latch can be very quickly converted into an edge-triggered latch and vice versa. Changing traditional discrete logic requires system-level board redesign; by using Renesas programmable mixed-signal ASICs, a change is now as simple as a few mouse clicks in the GreenPAK's Designer tool.



Appendix

The tables below show the properties of the resources used in this application note.

| Properties 🛛 😣 | | | | | | | | | | | | | |
|----------------|--------|-------|------|-----------------------|-----------------------|--|-----------------------|-----------|------------------------------------|---------------------------|-------------------------|--------|--|
| | 4-bit | LUT0/ | CNT2 | DLY2 | | Deces | | 0 | | Prop | arties | 6 | |
| ype: | LUT | | | | | | 3-bit LUT3/DFF/LATCH3 | | | | | | |
| | | | | 3-bit LUT2/DFF/LATCH2 | | | | | | | | | |
| IN3 | IN2 | IN1 | IN0 | OUT | Type: | | DFF / LA | тсн ᅌ | Type: | | DFF / LA | атсн ᅌ | |
| 0 | 0 | 0 | 0 | 0 | | | | | | | | | |
| 0 | 0 | 0 | 1 | 0 | Mode: | | DFF | ٥ | Mode: | | DFF ᅌ | | |
| 0 | 0 | 1 | 0 | 0 | nSET/nRESET | | | | | nSET/nRESET | | nSET | |
| 0 | 0 | 1 | 1 | 0 | option: | | nSET | \$ | option: | | INSET V | | |
| 0 | 1 | 0 | 0 | 0 | Initial | | Low | 0 | Initial polarity: | | High 🗘 | | |
| 0 | 1 | 0 | 1 | 0 | polarity: | | | | | | | | |
| 0 | 1 | 1 | 0 | 0 | Q output polarity: | | Non-inverted (Q: 💲 | | Q output polarity: Non-inverted | | erted (Q) 🗘 | | |
| 0 | 1 | 1 | 1 | 0 | | • | Information | | | | | | |
| 1 | 0 | 0 | 0 | 0 | | Information | | | | Normal operation | | | |
| 1 | 0 | 0 | 1 | 1 | Normal | operation | | | Normal o | operation | | | |
| 1 | 0 | 1 | 0 | 0 | D | СК | Q(t) | nQ(t) | D | СК | Q(t) | nQ(t) | |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | t | 0 | 1 | |
| 1 | 1 | 0 | 0 | 1 | 0 | Ļ | t – 1 | t – 1 | 0 | Ļ | t - 1 | t - 1 | |
| 1 | 1 | 0 | 1 | 1 | 1 | t | 1 | 0 | 1 | 1 | 1 | 0 | |
| 1 | 1 | 1 | 0 | 0 | 1 | Ļ | t – 1 | t – 1 | 1 | Ļ | t - 1 | t - 1 | |
| 1 | 1 | 1 | 1 | 0 | | evious stat | | | | evious stat = 0 => Q = | | | |
| Stan | dard g | ates | | | nRESET = | = 0 => Q = = 1 => nor) => Q = 1 | mal operat | | nRESET = nSET = 0 | = 1 => nor => Q = 1 | mal operat ; nQ = 0; | tion; | |
| - | | | | All to 0 | | => norma | | n; | nSET = 1 | => norma | al operatio | n; | |
| Defi | ned by | user | | All to 1 | | | | | | | | | |

Table 1. LUT0

Table 2. DFF2

Table 3. DFF3

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.