

## **RX** Family

Example of Using the A/D Conversion Start Request Delaying Function with MTU3/GPTW

## Introduction

This application note describes the operation of the A/D conversion start request delaying function by using MTU3d and GPTW.

RX66T Group MCUs are equipped with the Multi-Function Timer Pulse Unit 3 (MTU3d) and the General PWM Timer (GPTW) to support generation of A/D conversion start request signals linked with the interrupt skipping function.

The descriptions in this application note target RX Family devices equipped with MTU3 and GPTW. When using this application note with Renesas MCUs other than the RX66T Group, careful evaluation is recommended after making modifications to comply with the alternate MCU.

## **Target Devices**

RX Family devices with the MTU and GPTW

## **Confirmed Devices**

RX66T Group

The Multi-Function Timer Pulse Unit 3 is referred to as "MTU" throughout this document.



## RX Family Example of Using the A/D Conversion Start Request Delaying Function with MTU3/GPTW

## Contents

1. A/D Conversion Start Request Delaying Function of the MTU and GPTW	4
1.1 Overview of the A/D Conversion Start Request Delaying Function	4
1.2 Basic Operation of the A/D Conversion Start Request Delaying Function	6
1.2.1 Basic Operation of the MTU	7
1.2.2 Basic Operation of the GPTW	11
1.3 A/D Conversion Start Request Skipping Function	16
1.3.1 Interrupt Skipping Function 1 (MTU)	17
1.3.2 Interrupt Skipping Function 2 (MTU)	20
1.3.3 Interrupt Skipping Function by Using the GTITC Register (GPTW)	23
1.3.4 Extended Interrupt Skipping Function (GPTW)	27
1.4 A/D Conversion Start Request Signal, and Settings of the A/D Converter and Event Link Contro	
(ELC)	34
2. Operation Confirmation Conditions	37
3. MTU Sample Codes	38
3.1 Common	38
3.1.1 Sample Code List	38
3.1.2 Folder Structure	39
3.1.3 File Structure	40
3.1.4 Adding Components	41
3.1.5 Pin Settings	42
3.1.6 Interrupt Settings	43
3.2 A/D Conversion Start Request Delaying Function Linked with Interrupt Skipping Function 1	44
3.2.1 Overview	44
3.2.2 Operation Details	46
3.2.3 Smart Configurator Settings	47
3.2.4 Flowchart	50
3.2.5 Related Operation	51
3.2.5.1 A/D Conversion Delaying Function Linked with Underflow Interrupts (TCIV4) Skipping	51
3.2.6 Usage Notes	52
3.2.6.1 TITCR1A, TITCR1B, TADCORA, and TADCORB Register Settings	52
3.2.6.2 TADCOBRA and TADCOBRB Register Settings	52
3.2.6.3 Setting Linked Operation with the Skipping Function When Interrupt Skipping Is Disabled (Not Used)	52
3.3 A/D Conversion Start Request Delaying Function Linked with Interrupt Skipping Function 2	
3.3.1 Overview	
3.3.2 Operation Details	
3.3.3 Smart Configurator Settings	
3.3.4 Flowchart	
3.3.5 Related Operation	
•	



RX Family Example of Using the A/D Conversion Start Request Delaying Function with MTU3/G	PTW
3.3.5.1 A/D Conversion Start Request Delaying Function Linked with Interrupt Skipping Function 2 in Mode Other Than Complementary PWM Mode	60
3.3.6 Usage Notes	61
3.3.6.1 TADCORA and TADCORB Register Settings	61
4. GPTW Sample Codes	62
4.1 Common	62
4.1.1 Sample Code List	62
4.1.2 Folder Structure	63
4.1.3 File Structure	64
4.1.4 Adding Components	65
4.1.5 Pin Settings	67
4.1.6 Interrupt Settings	68
4.2 A/D Conversion Start Request Function Linked with the Interrupt Skipping Function by the GTITC	
Register         4.2.1       Overview	
4.2.2 Operation Details	
4.2.3 Smart Configurator Settings	
4.2.4 Flowchart	
4.2.5 Usage Notes	76
4.2.5.1 GTITC Register Settings	76
4.3 A/D Conversion Start Request Function Linked with the Extended Interrupt Skipping Function	77
4.3.1 Overview	77
4.3.2 Operation Details	80
4.3.3 Smart Configurator Settings	81
4.3.4 Flowcharts	84
4.3.5 Related Operation	85
4.3.5.1 Setting the Initial Value of Extended Interrupt Skipping Counter 2 to 1 or More	85
4.3.6 Usage Notes	86
4.3.6.1 GTEITLI2 Register Settings	86
5. How to Import the Project	87
5.1 Importing with e <sup>2</sup> studio	87
5.2 Importing with CS+	88
6. Reference Documents	89
Revision History	90



## 1. A/D Conversion Start Request Delaying Function of the MTU and GPTW

## 1.1 Overview of the A/D Conversion Start Request Delaying Function

Some of the interrupts generated by the MTU and GPTW can be used as A/D conversion start triggers. Table 1.1 lists the triggers that the MTU can use as A/D conversion start triggers, and Table 1.2 lists the triggers that the GPTW can use as A/D conversion start triggers. An existing A/D conversion start trigger using an interrupt is not effective to start A/D conversion at a fixed cycle, because it is linked to a change in duty cycle.

Therefore, the MTU and GPTW have two compare registers for A/D conversion start triggers separately from compare registers for PWM output, and the compare match timing with either register is output as a synchronous trigger. This synchronous trigger can also be selected as the A/D conversion start trigger. This makes it possible to generate A/D conversion timing independent of the PWM output compare match timing, allowing the A/D conversion timing to be set freely. This function to generate A/D conversion start triggers is called the A/D conversion start request delaying function in the MTU, and the A/D conversion start request function in the GPTW. For details, refer to section 22.3.9, A/D Conversion Start Request Delaying Function, and section 24.5, A/D Converter Start Request, in the RX66T Group User's Manual: Hardware.

Target Registers	Interrupt Source	A/D Conversion Start Request Signal
MTU0.TGRA and MTU0.TCNT	Input capture/compare match	TRGA0N
MTU9.TGRA and MTU9.TCNT	7	TRGA9N
MTU9.TGRA and MTU9.TCNT,		TRG9AEN
MTU9.TGRE and MTU9.TCNT		
MTU0.TGRA and MTU0.TCNT,		TRG0AEN
MTU0.TGRE and MTU0.TCNT		
MTU0.TGRA and MTU0.TCNT,		TRGA09N
MTU9.TGRA and MTU9.TCNT		
MTU1.TGRA and MTU1.TCNT		TRGA1N
MTU2.TGRA and MTU2.TCNT		TRGA2N
MTU3.TGRA and MTU3.TCNT		TRGA3N
MTU4.TGRA and MTU4.TCNT		TRGA4N
MTU4.TCNT	MTU4.TCNT trough in	
	complementary PWM mode	
MTU6.TGRA and MTU6.TCNT	Input capture/compare match	TRGA6N
MTU7.TGRA and MTU7.TCNT		TRGA7N
MTU7.TCNT	MTU7.TCNT trough in	
	complementary PWM mode	
MTU0.TGRE and MTU0.TCNT	Compare match	TRG0N
MTU9.TGRE and MTU9.TCNT		TRG9N
MTU0.TGRE and MTU0.TCNT,		TRG09N
MTU9.TGRE and MTU9.TCNT		
MTU4.TADCORA and MTU4.TCNT	Compare match	TRG4AN
MTU4.TADCORB and MTU4.TCNT	(A/D conversion start request	TRG4BN
MTU7.TADCORA and MTU7.TCNT	delaying function)	TRG7AN
MTU7.TADCORB and MTU7.TCNT		TRG7BN
MTU4.TADCORA and MTU4.TCNT,	1	TRG4ABN
MTU4.TADCORB and MTU4.TCNT		
MTU7.TADCORA and MTU7.TCNT,		TRG7ABN
MTU7.TADCORB and MTU7.TCNT		

### Table 1.1 A/D Conversion Start Triggers for the MTU



Target Registers	Interrupt Source	A/D Conversion Start Request Signal
GTCCRA and GTCNT	Input capture/compare match	GTCIAn
GTCCRB and GTCNT		GTCIBn
GTCCRC and GTCNT	Compare match	GTCICn
GTCCRD and GTCNT		GTCIDn
GTCCRE and GTCNT		GDTEn
GTCCRF and GTCNT		GTCIEn
GTCNT	GTCNT counter overflow (compare match of the GTPR register)	GTCIFn
	GTCNT counter underflow	GTCIVn
GTADTRA and GTCNT	Compare match	A/D conversion start request A
GTADTRB and GTCNT		A/D conversion start request B

### Table 1.2 A/D Conversion Start Triggers for the GPTW

The figure below shows an example of MTU operation in complementary PWM mode (MTU3/MTU4 used, 1 phase only).

MTU3.TGRB: Compare register for PWM output

MTIOC3B: PWM output pin (positive phase)

MTIOC3D: PWM output pin (negative phase)

MTU4.TADCORA: Timer A/D conversion start request cycle setting register A

MTU4.TADCORB: Timer A/D conversion start request cycle setting register B

TRG4AN: A/D conversion start request signal (enabled only when MTU4.TCNT is up-counting)

TRG4BN: A/D conversion start request signal (enabled when MTU4.TCNT is up-/down-counting)

An A/D conversion start trigger (TGR4AN, TGR4BN) is output on a compare match between the TADCORA/TADCORB setting and MTU4.TCNT.



Figure 1.1 A/D Conversion Start Request Delaying Function of the MTU

From the next page, the A/D conversion start request delaying function of the MTU and GPTW is described in detail.



## 1.2 Basic Operation of the A/D Conversion Start Request Delaying Function

The table below lists the basic specifications for the A/D conversion start request delaying function of the MTU and the A/D conversion start request function of the GPTW.

Both the MTU and GPTW can have two timings per channel.

Item	MTU	GPTW
Channel	Channels 4 and 7	Channels 0 to 9
Operating mode	Complementary PWM mode 1/2/3	Triangle-wave PWM mode 1/2/3
	<ul> <li>Reset-synchronized PWM mode</li> </ul>	<ul> <li>Sawtooth-wave one-shot pulse</li> </ul>
	PWM mode 1	mode
	Normal mode	Sawtooth-wave PWM mode
A/D conversion start	Timer A/D conversion start request	A/D conversion start request timing
request register	cycle setting register	register
	(TADCORA, TADCORB)	(GTADTRA, GTADTRB)
A/D conversion start	<ul> <li>During counting up</li> </ul>	During counting up
request generation	<ul> <li>During counting down</li> </ul>	During counting down
timing	<ul> <li>During counting up and counting</li> </ul>	During counting up and counting
	down	down
A/D conversion start	Single buffer	Single buffer
request buffer	(TADCOBRA, TADCOBRB)	(GTADTBRA, GTADTBRB)
configuration		Double buffer
		(GTADTDBRA, GTADTDBRB)
A/D conversion start	TADCORA and TADCORB operate at	GTADTRA and GTADTRB can be set
request buffer transfer	the same timing, which can be	to different timings, which can be
timing	selected from the following:	selected from the following:
	Crest/overflow	Crest/overflow
	Trough	Trough
	Crest and trough	Crest and trough

 Table 1.3 Specifications of the A/D Conversion Start Request Delaying Function

The MTU supports the A/D conversion start request delaying function only on channel 4 (MTU4) and channel 7 (MTU7). To start the A/D converter on other channels, use functions other than the A/D conversion start request delaying function. For details, refer to section 22.4.3, A/D Converter Trigger Sources, in the RX66T Group User's Manual: Hardware.

Both the MTU and GPTW support the A/D conversion start request delaying function only in the operation modes shown in Table 1.3. For details on the MTU to start the A/D converter in an operation mode other than the above, refer to section 22.4.3, A/D Converter Trigger Sources, in the RX66T Group User's Manual: Hardware. For details on the GPTW, refer to section 24.6, Operations Linked by the ELC, in the RX66T Group User's Manual: Hardware, and use other than the generation of A/D conversion start request A/B.



### 1.2.1 Basic Operation of the MTU

The A/D conversion start request delaying function can be used on channel 4 (MTU4) and channel 7 (MTU7) of the MTU. This application note uses MTU4 as an example.

A/D conversion start requests can be issued by setting the timer A/D conversion start request control register (MTU4.TADCR), the timer A/D conversion start request cycle setting registers (MTU4.TADCORA, MTU4.TADCORB), and the timer A/D conversion start request cycle setting buffer registers (MTU4.TADCOBRA, MTU4.TADCOBRB).

At a compare match between MTU4.TCNT counter and MTU4.TADCORA and MTU4.TADCORB, the A/D conversion start request delaying function generates the respective A/D conversion start request (TRG4AN, TRG4BN).

The figure below shows an example of basic operation when the buffer transfer timing is set to troughs of MTU4.TCNT and the A/D conversion start request signal (TRG4AN) is set to be output when MTU4.TCNT is down-counting in complementary PWM mode.



Figure 1.2 Example of Basic Operation of A/D Conversion Start Request Signal (TRG4AN) (Complementary PWM Mode, TRG4AN Output Enabled During Down-Counting, Buffer Transfer Timing: Trough)

Even if the MTU4.TCNT counter and the MTU4.TADCORA register match during the up-counting period of the MTU4.TCNT counter ( $0 \le MTU4.TCNT \le TCDRA - 1$ ), a request to start A/D conversion (TRG4AN) is not issued (see (a) in Figure 1.2). If the MTU4.TCNT counter and the MTU4.TADCORA register match during the down-counting period of the MTU4.TCNT counter (TCDRA  $\ge MTU4.TCNT \ge 1$ ), a request to start A/D conversion (TRG4AN) is issued ((b) in Figure 1.2).

Data is transferred from MTU4.TADCOBRA to MTU4.TADCORA at troughs of MTU4.TCNT ((c) in Figure 1.2). In complementary PWM mode, data is also transferred from MTU4.TADCOBRA to MTU4.TADCORA at the rewrite timing of the MTU4.TGRD register ((d) in Figure 1.2).



The MTU allows the generation timing of the A/D conversion start request signal to be monitored with an external pin by using the A/D conversion start request frame synchronization signal. A pulse signal is output from the ADSM0 pin that goes high ((e) in Figure 1.2) at the timing of A/D conversion start request signal generation and goes low ((f) in Figure 1.2) at the end of an MTU4.TCNT cycle.

### (1) Enabling an A/D conversion start request

When the MTU4.TCNT counter matches MTU4.TADCORA and MTU4.TADCORB within the period allowed by the UT4AE, DT4AE, UT4BE, and DT4BE bits in the MTU4.TADCR register, the respective A/D conversion start request signals (TRG4AN and TRG4BN) are generated.

Note that the bits that can be used in complementary PWM mode and other modes differ as follows.

Table 1.4	Operating Mode-Dependent TADCR Settings
-----------	---

		Reset-Synchronized PWM Mode PWM Mode 1
Symbol	Complementary PWM Mode	Normal Mode
UT4AE	A/D conversion start requests (TRG4AN) en operation	abled/disabled during MTU4.TCNT up-count
DT4AE	A/D conversion start requests (TRG4AN) enabled/disabled during MTU4.TCNT down-count operation	0 (Setting prohibited)
UT4BE	A/D conversion start requests (TRG4BN) en operation	abled/disabled during MTU4.TCNT up-count
DT4BE	A/D conversion start requests (TRG4BN) enabled/disabled during MTU4.TCNT down-count operation	0 (Setting prohibited)

For details, refer to section 22.2.35, Timer A/D Conversion Start Request Control Register (TADCR), in the RX66T Group User's Manual: Hardware.



### (2) Buffer transfer

The data in the timer A/D conversion start request cycle setting registers (MTU4.TADCORA, MTU4.TADCORB) is updated by writing data to the buffer registers (MTU4.TADCOBRA, MTU4.TADCOBRB). The transfer timing from the buffer register to the timer A/D conversion start request cycle setting register can be selected by setting the BF[1:0] bits of the MTU4.TADCR register.

The transfer timing depends on the timer operation mode and the setting of BF[1:0] bits in the MTU4.TADCR register. For details, see the table below.

Table 1.5	Difference in Transfer	Timing Depending on Operation Mode and TADCR.BF[1:0] Bit
	Setting (for MTU4)	

Symbo	bl	Description					
BF[1]	BF[0]	Complementary PWM Mode	Reset- Synchronized PWM Mode	PWM Mode 1	Normal Mode		
0	0	No transfer	No transfer	No transfer	No transfer		
0	1	Transfer at crests of MTU4.TCNT	Transfer at compare matches between MTU3.TCNT and MTU3.TGRA	Transfer at compare matches between MTU4.TCNT and MTU4.TGRA	Transfer at compare matches between MTU4.TCNT and MTU4.TGRA		
1	0	Transfer at troughs of MTU4.TCNT	Setting prohibited	Setting prohibited	Setting prohibited		
1	1	Transfer at both crests and troughs of MTU4.TCNT	Setting prohibited	Setting prohibited	Setting prohibited		

For details, refer to section 22.2.35, Timer A/D Conversion Start Request Control Register (TADCR), in the RX66T Group User's Manual: Hardware.

In complementary PWM mode, data is also transferred from the buffer register to the timer A/D conversion start request cycle setting register at the rewrite timing of the MTU4.TGRD register.

When using buffer transfer in complementary PWM mode, note the following regarding buffer transfer timing.

- When the MTU4.TADCOBRA and MTU4.TADCOBRB registers are set to 0000h, the UT4AE and UT4BE bits of the MTU4.TADCR register are set to 1b, and a buffer transfer is performed at a trough of the MTU4.TCNT counter, an A/D conversion start request is not issued during the up-counting period immediately after the transfer.
- When the MTU4.TADCOBRA and MTU4.TADCOBRB registers are set to the same value as the TCDR register, the DT4AE and DT4BE bits of the MTU4.TADCR register are set to 1b, and a buffer transfer is performed at a crest of the MTU4.TCNT counter, an A/D conversion start request is not issued during the down-counting period immediately after the transfer.

For details, refer to section 22.6.28, Usage Notes on A/D Conversion Start Request Delaying Function in Complementary PWM Mode, in the RX66T Group User's Manual: Hardware.



#### (3) A/D conversion start request frame synchronization signal

Select the A/D conversion request signal to be monitored with TADSTRSn[4:0] bits (n = 0, 1) of the TADSTRGRn register and enable the ADSMn pin output with the TADSTRGRn.TADSMENn bit. By doing this, a pulse signal is output from the ADSMn pin that goes high at the timing of A/D conversion start request signal generation and goes low in the timer cycle used to generate the A/D conversion start request signal.

For the A/D conversion start request delaying function, set the TADSTRSn[4:0] bits as follows.

### Table 1.6 Difference in A/D Conversion Start Request Frame Synchronization Signal Depending on the Setting of the TADSTRSn[4:0] Bits (n = 0, 1)

TADSTRSn[4:0]		[RSn[4:0]				
[4]	[3]	[2]	[1]	[0]	Source	Description
0	1	0	0	1	TRG4AN	Compare match between MTU4.TADCORA and MTU4.TCNT
0	1	0	1	0	TRG4BN	Compare match between MTU4.TADCORB and MTU4.TCNT
0	1	1	0	0	TRG4ABN	Compare match between MTU4.TADCORA and MTU4.TCNT, and between MTU4.TADCORB and MTU4.TCNT (when using interrupt skipping function 2)

For details, refer to section 22.2.43, A/D Conversion Start Request Select Register 0 (TADSTRGR0), section 22.2.44, A/D Conversion Start Request Select Register 1 (TADSTRGR1), and section 22.3.15, A/D Conversion Start Request Frame Synchronization Signal, in the RX66T Group User's Manual: Hardware.



### 1.2.2 Basic Operation of the GPTW

The A/D conversion start request function can be used on each channel of the GPTW.

A/D conversion start requests can be issued by setting the general PWM timer interrupt output setting register (GTINTAD), A/D conversion start request timing register (GTADTRA, GTADTRB), A/D conversion start request timing buffer register (GTADTBRA, GTADTBRB), and A/D conversion start request timing double-buffer register (GTADTDBRA, GTADTDBRB).

At a compare match between the GTCNT counter and GTADTRA/GTADTRB, the respective A/D conversion start request signals (A/D conversion start request A and A/D conversion start request B) are generated.

The figure below shows an example of basic operation when the buffer transfer timing is set to troughs of GTCNT and the A/D conversion start request is set to be output when GTCNT is down-counting in triangle-wave PWM mode.



Figure 1.3 Example of Basic Operation of A/D Conversion Start Request Signal (Triangle-Wave PWM Mode, A/D Conversion Start Request A Output Enabled During Down-Counting, Buffer Transfer Timing: Trough)

Even if the GTCNT counter and the GTADTRA register match during the up-counting period of the GTCNT counter ( $0 \le \text{GTCNT} \le \text{GTPR} - 1$ ), a request to start A/D conversion (A/D conversion start request A) is not issued (see (a) in Figure 1.3). If the GTCNT counter and the GTADTRA register match during the down-counting period of the GTCNT counter (GTPR  $\ge$  GTCNT  $\ge$  1), a request to start A/D conversion (A/D conversion (A/D conversion start request A) is issued ((b) in Figure 1.3).

RENESAS

Data is transferred from GTADTDBRA to GTADTBRA, and then to GTADTRA at troughs of GTCNT ((c) in Figure 1.3).

The generation timing of the A/D conversion start request signal can be monitored with an external pin. A pulse signal is output from the GTADSM0 pin that goes high ((d) in Figure 1.3) at the generation timing of A/D conversion start request A and goes low ((e) in Figure 1.3) at the end of a GTCNT cycle.

The A/D conversion start request A can be checked with the A/D conversion start request flag in the general PWM timer status register (GTST). When the GTCNT counter matches the GTADTRA register during the down-counting period of the GTCNT counter, A/D conversion start request A is generated and the ADTRADF flag of the GTST register is set to 1b ((f) in Figure 1.3). The ADTRADF flag is cleared by setting it to 0b ((g) in Figure 1.3). Note that in the setting shown in Figure 1.3, the ADTRAUF flag is held at 0b because A/D conversion start request A does not occur during the up-counting period of the GTCNT counter.

### (1) Enabling an A/D conversion start request

When the GTCNT counter matches GTADTRA/GTADTRB within the period allowed by the ADTRAUEN, ADTRADEN, ADTRBUEN, and ADTRBDEN bits in the GTINTAD register, the respective A/D conversion start request signals (A/D conversion start request A and A/D conversion start request B) are generated.

There is no difference depending on the mode of operation.

### Table 1.7 Relationship Between GTINTAD Register Setting and A/D Conversion Start Request Signal

	Triangle-Wave PWM Mode 1/2/3 Sawtooth-Wave One-Shot Pulse Mode		
Symbol	Sawtooth-Wave PWM Mode		
ADTRAUEN	This bit enables or disables A/D conversion start requests generated by compare matches between GTCNT and the GTADTRA register during GTCNT up-counting.		
ADTRADEN	This bit enables or disables A/D conversion start requests generated by compare matches between GTCNT and the GTADTRA register during GTCNT down-counting.		
ADTRBUEN	This bit enables or disables A/D conversion start requests generated by compare matches between GTCNT and the GTADTRB register during GTCNT up-counting.		
ADTRBDEN	This bit enables or disables A/D conversion start requests generated by compare matches between GTCNT and the GTADTRB register during GTCNT down-counting.		

Note that the ADTRAUEN, ADTRADEN, ADTRBUEN, and ADTRBDEN bits are disabled during event count operation and no A/D conversion start request is generated.

For details, refer to section 24.2.15, General PWM Timer Interrupt Output Setting Register (GTINTAD), in the RX66T Group User's Manual: Hardware.



### (2) Buffer transfer

The table below shows the relationship between the GTADTRA and GTADTRB registers and the buffer registers.

Table 1.8 R	Relationship Between the	<b>GTADTRA and GTADTRB</b>	Registers and the Buffer Registers
-------------	--------------------------	----------------------------	------------------------------------

A/D Conversion Start Request Timing		
Register	Single Buffer	Double Buffer
GTADTRA	GTADTBRA	GTADTDBRA
GTADTRB	GTADTBRB	GTADTDBRB

To set GTADTRA or GTADTRB to function as a single buffer or a double buffer, set BD[2], ADTDA, and ADTDB bits in the GTBER register as follows.

Symbol				
BD[2]	ADTDA	ADTDB	Description	
1	х	х	Disable buffer operation of the GTADTRA and GTADTRB registers.	
0	0	0	The GTADTRA register operates as a single buffer.	
			GTADTBRA → GTADTRA	
			<ul> <li>The GTADTRB register operates as a single buffer.</li> </ul>	
			$GTADTBRB \to GTADTRB$	
0	1	0	The GTADTRA register operates as a double buffer.	
			$GTADTDBRA \to GTADTBRA \to GTADTRA$	
			• The GTADTRB register operates as a single buffer.	
			$GTADTBRB \rightarrow GTADTRB$	
0	0	1	The GTADTRA register operates as a single buffer.	
			GTADTBRA  ightarrow GTADTRA	
			• The GTADTRB register operates as a double buffer.	
			$GTADTDBRB \to GTADTBRB \to GTADTRB$	
0	1	1	The GTADTRA register operates as a double buffer.	
			GTADTDBRA  ightarrow GTADTBRA  ightarrow GTADTRA	
			• The GTADTRB register operates as a double buffer.	
			$GTADTDBRB \to GTADTBRB \to GTADTRB$	

Table 1.9 Difference in Buffer Operation Depending on GTBER Register Setting

The transfer timing can be set differently for the GTADTRA and GTADTRB registers. Set ADTTA[1:0] and ADTTB[1:0] bits in the GTBER register as follows.

Table 1.10	Transfer T	iming of (	GTADTRA	Register
------------	------------	------------	---------	----------

Symbol		Description		
		Triangle-Wave PWM Sawtooth-Wave One-Shot Pulse Mode		
ADTTA[1]	ADTTA[0]	Mode 1/2/3 Sawtooth-Wave PWM Mode		
0	0	No transfer	No transfer	
0	1	Transfer at crests of GTCNT	Transfer at underflows (during down-	
1	0	Transfer at troughs of	counting)	
		GTCNT	Transfer at overflows (during up-counting)	
1	1	Transfer at both crests and troughs of GTCNT	Transfer at counter clearing	



Symbol		Description		
		Triangle-Wave PWM	Sawtooth-Wave One-Shot Pulse Mode	
ADTTB[1]	ADTTB[0]	Mode 1/2/3	Sawtooth-Wave PWM Mode	
0	0	No transfer	No transfer	
0	1	Transfer at crests of GTCNT	Transfer at underflows (during down-	
1	0	Transfer at troughs of GTCNT	<ul><li>counting)</li><li>Transfer at overflows (during up-counting)</li></ul>	
1	1	Transfer at both crests and troughs of GTCNT	Transfer at counter clearing	

Table 1.11 Transfer Timing of GTADTRB Register

For details, refer to section 24.2.17, General PWM Timer Buffer Enable Register (GTBER) and section 24.3.2.3, Buffer Operation for the GTADTRA and GTADTRB Registers, in the RX66T Group User's Manual: Hardware.

### (3) A/D conversion start request monitor output pin

The timing of the generation of requests to start A/D conversion can be monitored by an external pin. When the A/D conversion start request signal to be monitored is selected in the GTADSMR.ADSMSk bit (k = 0, 1) and when the output is enabled in the ADSMENk bit, a signal is output in synchronization with a cycle frame of the timer used to generate the A/D conversion start request signal, of which the output is driven high at the generation of the A/D conversion start request signal by the GTADSMk pin, or at the end of the cycle at which the output is driven low. When the counter stops, the value when the counter stopped is retained for output. Set the ADSMENk bit to 0b to output the low level.

When a signal to request the start of A/D conversion is generated at the end of a timer cycle, the generation of this signal has priority in terms of monitoring output and the output remains at the high level till the end of the next cycle.

When the output of the same A/D conversion start request signal monitoring output is enabled for multiple channels, ORed signals will be output from the GPTW.

The GTADSMR.ADSMSk bit (k = 0, 1) can be set as follows.

Note that, unlike the MTU specifications for the A/D conversion start request frame synchronization signal, only the A/D conversion start request signal during up-counting or down-counting can be monitored.

ADSMSk [1] [0] Descripti		
		Description
0	0	A/D conversion start request signal generated by the GTADTRA register during up- counting
0	1	A/D conversion start request signal generated by the GTADTRA register during down- counting
1	0	A/D conversion start request signal generated by the GTADTRB register during up- counting
1	1	A/D conversion start request signal generated by the GTADTRB register during down- counting

 Table 1.12
 Difference in A/D Conversion Start Request Monitor Output Pin Depending on the Setting of the ADSMSk[1:0] Bits (k = 0, 1)

For details, refer to section 24.2.32, General PWM Timer A/D Converter Start Request Signal Monitoring Register (GTADSMR), in the RX66T Group User's Manual: Hardware.



### (4) Delay of the A/D conversion start request signal

The A/D conversion start request signal generated by the GPTW can be used as an A/D conversion start trigger by outputting it as a startup source to the A/D converter via the ELC. Therefore, there is a delay between the generation of the A/D conversion start request signal and the actual start of A/D conversion.

For details, refer to Figure 24.117, Example of A/D Converter Start Request Timing Operation, in the RX66T Group User's Manual: Hardware.



## **1.3** A/D Conversion Start Request Skipping Function

As with the timer interrupt skipping function, A/D conversion start requests can be skipped. The table below list the types of skipping.

Timer	Function Name	Operating Mode	Description
MTU	Interrupt skipping function 1	Complementary PWM mode 1/2/3	Skips A/D conversion start requests in conjunction with skipped TGIA3 (TGIA6) and TCIV4 (TCIV7)
	Interrupt skipping function 2	<ul> <li>Complementary PWM mode 1/2/3</li> <li>Reset-synchronized PWM mode</li> <li>PWM mode 1</li> <li>Normal mode</li> </ul>	Skips A/D conversion start requests by using a dedicated counter
GPTW	Interrupt skipping function by using the GTITC register	<ul> <li>Triangle-wave PWM mode 1/2/3</li> <li>Sawtooth-wave one-shot pulse mode</li> <li>Sawtooth-wave PWM mode</li> </ul>	Skips A/D conversion start requests in conjunction with the overflow or underflow count of GTCNT
Extended interrupt skipping function		<ul> <li>Triangle-wave PWM mode 1/2/3</li> <li>Sawtooth-wave one-shot pulse mode</li> <li>Sawtooth-wave PWM mode</li> </ul>	Skips A/D conversion start requests and buffer transfers in conjunction with the overflow or underflow count of GTCNT

Table 1.13 Types of Timers and Skipping Functions



### 1.3.1 Interrupt Skipping Function 1 (MTU)

In complementary PWM mode, interrupts TGIA3 (TGIA6) (at crests) and TCIV4 (TCIV7) (at troughs) can be skipped up to seven times by setting the TITCR1A (TITCR1B) register. This function is called interrupt skipping function 1.

A/D conversion start requests (TRG4AN and TRG4BN (TRG7AN and TRG7BN)) can be skipped in coordination with interrupt skipping function 1 by setting the ITA3AE, ITA4VE, ITB3AE, and ITB4VE (ITA6AE, ITA7VE, ITB6AE, and ITB7VE) bits in the MTU4.TADCR (MTU7.TADCR) register.

In modes other than complementary PWM mode, the A/D conversion start request delaying function linked with interrupt skipping function 1 cannot be used. Set the ITA3AE, ITA4VE, ITB3AE, and ITB4VE (ITA6AE, ITA7VE, ITB6AE, and ITB7VE) bits in the MTU4.TADCR (MTU7.TADCR) register to 0b.

The figure below shows an example of A/D conversion start request signal (TRG4AN) operation when TRG4AN output is enabled during MTU4.TCNT up-counting and down-counting and A/D conversion start requests are linked with interrupt skipping 1.





Interrupt Skipping Count: 2)

When MTU3 and MTU4 start counting, the TGIA3 interrupt skipping counter and TCIV4 interrupt skipping counter start counting-up operation. Bits T4VCOR[2:0] and T3ACOR[2:0] in the timer interrupt skipping setting register 1 (TITCR1A) are set to 010b and 010b, respectively, so both the interrupt skipping counts for TGIA3 and TCIV4 are 2. While the value of the TGIA3 interrupt skipping counter is 02h, the A/D request enabled period of TGIA3 is high ((a) in Figure 1.4). Similarly, while the value of the TCIV4 interrupt skipping counter is 02h, the A/D request enabled period of TCIV4 is high ((b) in Figure 1.4).

When A/D conversion start requests are set to be linked with TGIA3 and TCIV4 interrupt skipping, TRG4AN that occurs while the A/D request enabled period of TGIA3 is low and the A/D request enabled period of TCIV4 is low is disabled ((c) in Figure 1.4). TRG4AN that occurs while the A/D request enabled period of TGIA3 is high or the A/D request enabled period of TCIV4 is high is enabled ((d) and (e) in Figure 1.4).



When A/D conversion start requests are set to be linked with TGIA3 interrupt skipping, TRG4AN that occurs while the A/D request enabled period of TGIA3 is low is disabled ((f) in Figure 1.4). TRG4AN that occurs while the A/D request enabled period of TGIA3 is high is enabled ((g) in Figure 1.4).

When A/D conversion start requests are set to be linked with TCIV4 interrupt skipping, TRG4AN that occurs while the A/D request enabled period of TCIV4 is low is disabled ((h) in Figure 1.4). TRG4AN that occurs while the A/D request enabled period of TCIV4 is high is enabled ((i) in Figure 1.4).

### (1) Register settings

To use with interrupt skipping function 1, registers must be set as follows.

For MTU3 and MTU4	For MTU6 and MTU7	Register Name	Description
TITMRA	TITMRB	Timer interrupt skipping mode register	Selects two types of skipping functions
TITCR1A	TITCR1B	Timer interrupt skipping setting register 1	Enables or disables interrupt skipping and specify the interrupt skipping count (0 to 7)
TITCNT1A	TITCNT1B	Timer interrupt skipping counter 1	Skipping counter for each interrupt source
MTU4.TADCR	MTU7.TADCR	Timer A/D conversion start request control register	Specifies whether to link A/D conversion start requests with the interrupt skipping function

 Table 1.14
 Registers Used for Interrupt Skipping Function 1

The TITCR1A and TITCR1B settings are valid only when the TITMRA.TITM and TITMRB.TITM bits are set to 0b, respectively. When the TITMRA.TITM and TITMRB.TITM bits are set to 1b, the values of TITCR1A, TITCNT1A, TITCR1B, and TITCNT1B are cleared.

TITCNT1A and TITCNT1B count up when an interrupt source (TGIA3, TCIV4, TGIA6, TCIV7) occurs, and are cleared to 0b when the count matches the skipping count set by TITCR1A and TITCR1B. They retain their values even after stopping the count operation of MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT).

Table 1.15 shows the TITCR1A settings for MTU3 and MTU4, and Table 1.16 shows the MTU4.TADCR settings.

Table 1.15	Differences of Interrupt Skipping Function	1 Depending on TITCR1A Register Settings
	=	

Symbol	Description	
T4VCOR[2:0]	Sets TCIV4 interrupt skipping count within the range from 0 to 7	
T4VEN	0: Disables TCIV4 interrupt skipping	
	1: Enables TCIV4 interrupt skipping	
T3ACOR[2:0]	Sets TGIA3 interrupt skipping count within the range from 0 to 7	
T3AEN	0: Disables TGIA3 interrupt skipping	
	1: Enables TGIA3 interrupt skipping	

When the interrupt skipping count is set to 0 (TITCR1A.T4VCOR[2:0] = 000b or TITCR1A.T3ACOR[2:0] = 000b), no skipping is performed.



	•
Symbol	Description
ITB4VE	0: A/D conversion start request signal TRG4BN is not linked with TCIV4 interrupt skipping 1.
	1: A/D conversion start request signal TRG4BN is linked with TCIV4 interrupt skipping 1.
ITB3AE	0: A/D conversion start request signal TRG4BN is not linked with TGIA3 interrupt skipping 1.
	1: A/D conversion start request signal TRG4BN is linked with TGIA3 interrupt skipping 1.
ITA4VE	0: A/D conversion start request signal TRG4AN is not linked with TCIV4 interrupt skipping 1.
	1: A/D conversion start request signal TRG4AN is linked with TCIV4 interrupt skipping 1.
ITA3AE	0: A/D conversion start request signal TRG4AN is not linked with TGIA3 interrupt skipping 1.
	1: A/D conversion start request signal TRG4AN is linked with TGIA3 interrupt skipping 1.

## Table 1.16 Differences of Interrupt Skipping Function 1 Depending on MTU4.TADCR Register Settings

The A/D conversion start request (TRG4AN and TRG4BN) can be set to be linked/not linked with skipped TGIA3 and TCIV4, respectively.

For details on interrupt skipping function 1, refer to (3) Interrupt Skipping Function 1 in Complementary PWM Mode in section 22.3.8, Complementary PWM Mode, in the RX66T Group User's Manual: Hardware.

For details of each register, refer to section 22.2.35, Timer A/D Conversion Start Request Control Register (TADCR), section 22.2.39, Timer Interrupt Skipping Set Register 1m (TITCR1m) (m = A, B), and section 22.2.40, Timer Interrupt Skipping Counter 1m (TITCNT1m) (m = A, B), in the RX66T Group User's Manual: Hardware.

## (2) Notes when linking with interrupt skipping function 1

Note the following when linking with interrupt skipping function 1.

• When interrupt skipping 1 is disabled, the A/D conversion start request delaying function should be set to not link with interrupt skipping 1.

Interrupt skipping is disabled when:

TITCR1A.T4VEN = 0b, TITCR1A.T3AEN = 0b, or TITCR1A.T4VCOR[2:0] = 000b, TITCR1A.T3ACOR[2:0] = 000b (when TITCR1B.T7VEN = 0b, TITCR1B.T6AEN = 0b, or when TITCR1B.T7VCOR[2:0] = 000b and TITCR1B.T6ACOR[2:0] = 000b)

- Settings not to link with Interrupt skipping 1: Set ITA3AE = 0b, ITA4VE = 0b, ITB3AE = 0b, ITB4VE = 0b in the MTU4.TADCR register (set ITA6AE = 0b, ITA7VE = 0b, ITB6AE = 0b, ITB7VE = 0b in the MTU7.TADCR register).
- To link with interrupt skipping function 1, the MTU4.TADCORA and MTU4.TADCORB (MTU7.TADCORA and MTU7.TADCORB) registers should be set to the following values:
   2 ≤ MTUn.TADCORA/TADCORB ≤ TCDR 2 (n = 4, 7)
- The TITCR1A (TITCR1B) register should be set while the TITM bit in the timer interrupt skipping mode register (TITMRA or TITMRB) is set to 0b, TGIA3 (TGIA6) interrupt requests are disabled by setting the MTU3.TIER (MTU6.TIER) register, and TCIV4 (TCIV7) interrupt requests are disabled by setting the MTU4.TIER (MTU7.TIER) register when a compare match is not generated.
   Before changing the skipping count, make sure that you clear the T3AEN (T6AEN) and T4VEN (T7VEN) bits to 0b to clear the skipping counter.

For details, refer to (3) Interrupt Skipping Function 1 in Complementary PWM Mode in section 22.3.8, Complementary PWM Mode, (5) A/D Conversion Start Request Delaying Function Linked with Interrupt Skipping Function 1 in section 22.3.9, A/D Conversion Start Request Delaying Function, and section 22.6.28, Usage Notes on A/D Conversion Start Request Delaying Function in Complementary PWM Mode, in the RX66T Group User's Manual: Hardware.



### 1.3.2 Interrupt Skipping Function 2 (MTU)

Skipping function 2 is a method of counting the occurrences of A/D conversion start requests (TRG4AN, TRG4BN (TRG7AN, TRG7BN)) using a dedicated counter to skip A/D conversion start requests.

By setting the TITM bit to 1b in the TITMRA (TITMRB) register, the counter starts down-counting from the value (0 to 7) set in the TRG4COR[2:0] (TRG7COR[2:0]) bits in TITCR2A (TITCR2B) register every time an existing A/D conversion start trigger (TGR4AN or TRG4BN (TGR7AN or TRG7BN)) is generated. When the counter reaches 0 and is reloaded, the TRG4AN and TRG4BN (TRG7AN and TRG7BN) interrupts become valid and the A/D conversion start request signal (TRG4ABN (TRG7ABN)) is output.

This function is valid only when the A/D conversion start request delaying function is enabled.

The figure below shows an example of interrupt skipping function 2 operation in complementary PWM mode when TRG4AN and TRG4BN outputs are enabled during MTU4.TCNT up-counting and down-counting.



Figure 1.5 Example of A/D Conversion Start Request Signal (TRG4ABN) Operation of Interrupt Skipping Function 2

(Complementary PWM Mode, TRG4AN and TRG4BN Output Enabled During Up-/Down-Counting, Interrupt Skipping Count: 4)

When MTU3 and MTU4 start counting and a compare match occurs between the MTU4.TCNT counter and the set values of TADCORA and TADCORB, a request to start A/D conversion (TRG4AN and TRG4BN) is generated, respectively.

Bits TRG4COR[2:0] in the timer interrupt skipping setting register 2 (TITCR2A) are set to 100b, so the interrupt skipping count is 4.

The timer interrupt skipping count counter 2 (TITCNT2A) counts down from the value set by TRG4COR[2:0] bits each time TRG4AN or TRG4BN occurs, and when the counter reaches 0 and is reloaded ((a) in Figure 1.5), TRG4AN and TRG4BN interrupts are enabled and TRG4ABN is output ((b) in Figure 1.5).



### (1) Register settings

To use interrupt skipping function 2, registers must be set as follows.

For MTU3 and	For MTU6 and		
MTU4	MTU7	Register Name	Description
TITMRA	TITMRB	Timer interrupt	Selects two types of skipping
		skipping mode register	functions
TITCR2A	TITCR2B	Timer interrupt	Specifies an interrupt skipping
		skipping setting	count (0 to 7)
		register 2	
TITCNT2A	TITCNT2B	Timer interrupt	Skipping counter
		skipping counter 2	

 Table 1.17
 Registers Used for Interrupt Skipping Function 2

The TITCR2A and TITCR2B settings are valid only when the TITMRA.TITM and TITMRB.TITM bits are set to 1b, respectively. When the TITMRA.TITM and TITMRB.TITM bits are set to 0b, the values of TITCNT2A and TITCNT2B are cleared.

The TITCNT2A and TITCNT2B registers start counting from the values set in the TITCR2A.TRG4COR[2:0] and TITCR2B.TRG7COR[2:0] bits and the count decrements every time TRG4AN or TRG4BN (TITCNT2A) is generated or TRG7AN or TRG7BN (TITCNT2B) is generated. When the counter reaches 0 and is reloaded, the TRG4AN and TRG4BN interrupts or the TRG7AN and TRG7BN interrupts become valid and the A/D conversion start request signal (TRG4ABN, TRG7ABN) is output.

At the first MTU3 and MTU4 count start after reset release, TITCNT2A (TITCNT2B) starts counting from the initial value of 0, a reload occurs at the first TRG4AN and TRG4BN (TRG7AN and TRG7BN) output, and TRG4ABN (TRG7ABN) is output.

The skipping count counter retains its values even after MTU3.TCNT and MTU4.TCNT (MTU6.TCNT and MTU7.TCNT) stops counting.

For details on interrupt skipping function 2, refer to (6) A/D Conversion Start Request Delaying Function Linked with Interrupt Skipping Function 2 in section 22.3.9, A/D Conversion Start Request Delaying Function, in the RX66T Group User's Manual: Hardware.

For details of each register, refer to section 22.2.41, Timer Interrupt Skipping Set Register 2m (TITCR2m) (m = A, B), and section 22.2.42, Timer Interrupt Skipping Counter 2m (TITCNT2m) (m = A, B), in the RX66T Group User's Manual: Hardware.



### (2) Notes when using interrupt skipping function 2

When interrupt skipping function 2 is in use and the values in MTU4.TADCORA and MTU4.TADCORB marginally differ, skipped interrupts may not be counted correctly, in which case requests for A/D conversion may not be generated with the expected timing.

The following setting conditions apply.

For MTU6 and MTU7, the same conditions apply to the settings of MTU7.TADCORA and MTU7.TADCORB.

- When the skipping count is zero
  - The values in MTU4.TADCORA and MTU4.TADCORB must differ by at least four.
  - The MTU4.TADCORA comparison interval must be at least four cycles of PCLKC clock. (The updated value of MTU4.TADCORA is set to the previous value plus four or more, or minus four or less.)
  - The MTU4.TADCORB comparison interval must be at least four cycles of PCLKC clock. (The updated value of MTU4.TADCORB is set to the previous value plus four or more, or minus four or less.)
- When the skipping count is one or more
  - The values in MTU4.TADCORA and MTU4.TADCORB must differ by at least two.
  - The MTU4.TADCORB comparison interval must be at least two cycles of PCLKC clock. (The updated value of MTU4.TADCORB is set to the previous value plus two or more, or minus two or less.)

For details, refer to section 22.6.22, Interrupt Skipping Function 2, in the RX66T Group User's Manual: Hardware.



## 1.3.3 Interrupt Skipping Function by Using the GTITC Register (GPTW)

In the GPTW, for the GTCNT counter overflow (GTPR register's compare match) interrupt (GTCIV) and underflow interrupt (GTCIU), up to seven interrupts can be skipped by setting the general PWM timer interrupt and A/D conversion start request skipping setting register (GTITC). This function is called GTCIV/GTCIU interrupt skipping function. A/D conversion start requests can be skipped in coordination with the GTCIV/GTCIU skipping function by setting the GTITC register.

The interrupt skipping function by using the GTITC register operates independently of the extended interrupt skipping function.

The figure below shows an example of A/D conversion start request signal A operation of the interrupt skipping function by the GTITC register when A/D conversion start request signal A output is enabled during GTCNT up-counting and down-counting in triangle-wave PWM mode.



### Figure 1.6 Operation Example of A/D Conversion Start Request Signal A of the Interrupt Skipping Function by Using the GTITC Register

(Triangle-Wave PWM Mode, A/D Conversion Start Request Signal A Output Enabled During Up-/Down-Counting When ITCNT Counts Crests with the Interrupt Skipping Count of 2)

Bits IVTC[1:0] in the GTITC register are set to 01b, so count-up operation is performed when a GTCIV interrupt is generated.

Bits IVTT[2:0] in the GTITC register are set to 010b, so the interrupt skipping count is 2. While the interrupt skipping counter value is 000b, the output of A/D conversion start request signal A is enabled ((b) in Figure 1.6). While the counter value is not 000b, the output of A/D conversion start request signal A is disabled ((a) in Figure 1.6).

For details on the interrupt skipping function by the GTITC register, refer to 24.4.3.1, Interrupt Skipping Function by GTITC Register, in the RX66T Group User's Manual: Hardware.



### (1) Register settings

To use the interrupt skipping function by using the GTITC register, registers must be set as follows.

Table 1.18 Relationship Between the Interrupt Skipping Function and GTITC Register Settings

Symbol	Description
IVTC[1:0]	0 0: Skipping is not performed.
	0 1: Both overflows and underflows for sawtooth waves and crests for triangle waves are counted and interrupts are skipped.
	1 0: Both overflows and underflows for sawtooth waves and troughs for triangle waves are counted and interrupts are skipped.
	1 1: Both overflows and underflows for sawtooth waves and both crests and troughs for triangle waves are counted and interrupts are skipped.
IVTT[2:0]	Specify a skipping count within the range from 0 to 7.
	When 0 is specified for the interrupt skipping count, no interrupt skipping will be performed.
ADTAL	Specifies whether to link A/D conversion start request A with the GTCIV/GTCIU interrupt skipping function.
ADTBL	Specifies whether to link A/D conversion start request B with the GTCIV/GTCIU interrupt skipping function.

In event count operation (at least one bit in the GTUPSR or GTDNSR register is set to 1b), the settings of the GTITC register are invalid.

The interrupt skipping function by using the GTITC register operates independently of the extended interrupt skipping function by using the general PWM timer extended interrupt skipping counter control register (GTEITC).

For details, refer to section 24.2.18, General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register (GTITC), in the RX66T Group User's Manual: Hardware.

The number of interrupts skipped by using the GTITC register can be read from the ITCNT[2:0] bits of the general PWM timer status register (GTST).

When the interrupt skipping function by the GTITC register is used (the GTITC.IVTC[1:0] bits are set to a value other than 00b), the ITCNT[2:0] bit value is incremented by one every time the GTCIV/GTCIU interrupt source that is selected in the IVTC[1:0] bits is generated.

While the counting operation of GTCNT is stopped, the ITCNT[2:0] bits are set to 000b.

For details, refer to section 24.2.16, General PWM Timer Status Register (GTST), in the RX66T Group User's Manual: Hardware.



### (2) Notes when linking with the interrupt skipping function by using the GTITC register

Note the following when linking with the interrupt skipping function by using the GTITC register:

• The interrupt skipping function only depends on the setting of GTITC register and is independent of the setting of interrupt enable bits in the GTINTAD register.

It also operates independently of the extended interrupt skipping function by the GTEITC register.

When both troughs and crests are counted for interrupt skipping in triangle-wave PWM mode, if the
number of times of skipping is set to an odd value, GTCIV/GTCIU interrupt requests cannot be generated
at troughs only or at crests only depending on the skipping counter start timing.
Therefore, in order to count both troughs and crests for interrupt skipping and generate the GTCIV/GTCIU
interrupts at troughs only or crests only in triangle-wave PWM mode, the number of times of skipping
should be even.

The figure below shows an example of operation with both troughs and crests counted for interrupt skipping in triangle-wave PWM mode, and with the interrupt skipping count set to 3. Under the following conditions, all GTCIV interrupts are skipped (not generated) ((a) in Figure 1.7). Therefore, the A/D conversion start request signal A, which is to be generated during up-counting, is also not generated ((b) in Figure 1.7).



Figure 1.7 Operation Example of A/D Conversion Start Request Signal A Linked with the Interrupt Skipping Function by Using the GTITC Register

(Triangle-Wave PWM Mode, A/D Conversion Start Request Signal A Output Enabled During Up-/Down-Counting When ITCNT Counts Both Troughs and Crests with the Interrupt Skipping Count of 3)



 When both overflows and underflows are counted for interrupt skipping with the count direction changed in sawtooth-wave PWM mode, GTCIV/GTCIU interrupt requests may not be generated at overflows only or at underflows only.

Therefore, to count both overflows and underflows for interrupt skipping with the count direction changed and generate GTCIV/GTCIU interrupts at overflows only or underflows only in sawtooth-wave PWM mode, the skipping state should be carefully checked before using.

The figure below shows an example of operation with both overflows and underflows counted for interrupt skipping with the count direction changed in sawtooth-wave PWM mode, and the interrupt skipping count set to 4. Under the following conditions, no GTCIV interrupts may be generated ((a) in Figure 1.8).



Figure 1.8 Operation Example of A/D Conversion Start Request Signal A Linked with the Interrupt Skipping Function by Using the GTITC Register

(Operation with the Count Direction Changed in Sawtooth-Wave PWM Mode, A/D Conversion Start Request Signal A Output Enabled During Up-/Down-Counting When ITCNT Counts both Troughs and Crests with the Interrupt Skipping Count of 4)

• When changing the skipping count, make sure that you release the skipping count setting (GTITC.IVTC[1:0] bits = 00b).

For details, refer to section 24.4.3.1, Interrupt Skipping Function by GTITC Register, in the RX66T Group User's Manual: Hardware.



## 1.3.4 Extended Interrupt Skipping Function (GPTW)

Overflow/underflow interrupts, compare match/input capture interrupts, A/D conversion start requests, and buffer transfers can be skipped by counting the GTCNT counter overflows or underflows based on settings of the general PWM timer extended interrupt skipping counter control register (GTEITC), general PWM timer extended interrupt skipping setting register 1 (GTEITLI1), general PWM timer extended interrupt skipping setting register 2 (GTEITLI2), and general PWM timer extended buffer transfer skipping setting register (GTEITLB). A dead time error interrupt cannot be skipped.

This function is called the extended skipping function and operates independently of the interrupt skipping function by the GTITC register.

Whether interrupts are skipped and the skipping period (duration during which interrupts are skipped) can be set separately for the A/D conversion start request in the GTEITLI2 register and for the buffer transfer in the GTEITLB register. For example, the buffer transfer that also outputs A/D conversion start requests can be set in such a way that the A/D conversion start request is skipped once while the buffer transfer is skipped twice.

The skipping period depends on the operation of two independent extended interrupt skipping counters (GTEITC.EITCNT1[3:0] and EITCNT2[3:0] bits) and the settings of the extended interrupt skipping setting registers (GTEITLI2 and GTEITLB). For details, refer to (3), Skipping period.

The figure below shows an operation example of A/D conversion start request signal A of the extended interrupt skipping function and buffer transfer of the GTADTRA register when A/D conversion start request signal A output is enabled during GTCNT up-counting and down-counting in triangle-wave PWM mode.



Figure 1.9 Operation Example of A/D Conversion Start Request Signal A of the Extended Interrupt Skipping Function

(Triangle-Wave PWM Mode, A/D Conversion Start Request Signal A Output Enabled During Up-/Down-Counting When EITCNT1 Counts Crests with the Interrupt Skipping Count of 2 and EITCNT2 Counts Troughs with the Interrupt Skipping Count of 2 When the Initial Value is 1)

EITCNT1 counts crests with the interrupt skipping count of 2, and EITCNT2 counts troughs with the interrupt skipping count of 2.

A/D conversion start request signal A is output in the period when EITCNT1 = 0 because the skipping period (GTEITLI2.EADTAL) is set 001b ((a) in Figure 1.9). Buffer transfers of the GTADTRA register are performed in a period when EITCNT2 = 2 (skipping count), since skipping period (GTEITLB.EBTLADA) is set to 110b ((b) in Figure 1.9).



### RX Family Example of Using the A/D Conversion Start Request Delaying Function with MTU3/GPTW

For details on the extended interrupt skipping function, refer to 24.4.3.2, Extended Interrupt Skipping Function, in the RX66T Group User's Manual: Hardware.

### (1) Register settings

To use the extended interrupt skipping function, registers must be set as follows.

Symbol	Register Name	Description
GTEITC	General PWM timer extended interrupt skipping counter control register	Specifies the count source and interrupt skipping count of the skipping counter
GTEITLI2	General PWM timer extended interrupt skipping setting register 2	Selects the extended skipping function for A/D conversion start requests
GTEITLB	General PWM timer extended buffer transfer skipping setting register	Selects the extended skipping function for buffer transfers

### Table 1.19 Registers Used for the Extended Interrupt Skipping Function

In event count operation (at least one bit in the GTUPSR or GTDNSR register is set to 1b), the settings of the GTEITC, GTEITLI2, and GTEITLB registers are invalid. The extended interrupt skipping function cannot be used.

To skip A/D conversion start requests and buffer transfers, in addition to setting GTEITC, set A/D conversion start requests and buffer transfers to be skipped individually in GTEITLI2 and GTEITLB.

Buffer transfer skipping by the GTEITLB register is performed in all the buffer operations which are enabled in the GTBER and GTDTCR registers, or all buffer operations performed by sawtooth-wave one-shot pulse mode or triangle-wave PWM mode 3.

For details, refer to section 24.2.33, General PWM Timer Extended Interrupt Skipping Counter Control Register (GTEITC), section 24.2.35, General PWM Timer Extended Interrupt Skipping Setting Register 2 (GTEITLI2), and section 24.2.36, General PWM Timer Extended Buffer Transfer Skipping Setting Register (GTEITLB), in the RX66T Group User's Manual: Hardware.



### (2) Counter operation

Two independent skipping counters are available for the extended interrupt skipping function. There is also one counter, independent of these two counters, used in the interrupt skipping function by the GTITC register. The table below shows the differences in the specifications of the two interrupt skipping counters of the extended interrupt skipping function and the interrupt skipping counter of the interrupt skipping function by the GTITC register.

Table 1.20	Interrupt Skipping Counter Specification Differences
	interrupt entipping eeunter epeenieuten Entereneee

	Extended Interrupt	Extended Interrupt	Counter of Interrupt Skipping by the GTITC		
Item	Skipping Counter 1	Skipping Counter 2	Register		
Count source setting bits	GTEITC.EIVTC1[1:0]	GTEITC.EIVTC2[1:0]	GTITC.IVTC[1:0]		
Count source type	0 0: Skipping is not performed.				
	waves are counted and		, C		
	1 0: Both overflows and underflows for sawtooth waves and troughs for triangle waves are counted and interrupts are skipped.				
	1 1: Both overflows and underflows for sawtooth waves and both crests and troughs for triangle waves are counted and interrupts are skipped.				
Skipping count setting bits	GTEITC.EIVTT1[3:0]	GTEITC.EIVTT2[3:0]	GTITC.IVTT[2:0]		
Skipping count	0 to 15		0 to 7		
Initial bit setting bit	—	GTEITC.EITCNT2IV[3:0]	—		
Counter initial value	0	GTEITC.EITCNT2IV[3:0] (Setting value)	0		
Counter	GTEITC.EITCNT1[3:0]	GTEITC.EITCNT2[3:0]	GTST.ITCNT[2:0]		
Count direction	Up-counting				
When GTCNT	Value retained		Reset to 0		
counting stops					

Figure 1.10 shows an operation example of the extended interrupt skipping counter and the counter of the interrupt skipping function by using the GTITC register.

Extended interrupt skipping counter 1 (EITCNT1) counts crests (EIVTC1[1:0] = 01b) and the interrupt skipping count is set to 2 (EIVTT1[3:0] = 0010b). Extended interrupt skipping counter 2 (EITCNT2) counts troughs (EIVTC2[1:0] = 10b), the interrupt skipping count is set to 2 (EIVTT2[3:0] = 0010b), and the initial value is set to 1 (EITCNT2IV[3:0] = 0001b). The GTITC register-based interrupt skipping counter (GTST.ITCNT[2:0]) counts crests (IVTC1[1:0] = 01b) and the interrupt skipping count is set to 2 (IVTT1[2:0] = 010b). Each counter counts up according to the set source, and restarts counting from 0 when the set skipping count is reached.





Figure 1.10 Example of Interrupt Skipping Counter Operation (Triangle-Wave PWM Mode, EITCNT1: Counts Crests with the Skipping Count of 2, EITCNT2: Counts Troughs with the Skipping Count of 2, Initial Value Set to 1, ITCNT: Counts Crests with the Skipping Count of 2)

- Before GTCNT starts counting:
  - Initial value of EITCNT1: 0
  - Initial value of EITCNT2: Reflects the written value of EITCNT2IV[3:0] ((b) in Figure 1.10) when writing to the GTEITC register ((a) in Figure 1.10). Initial value of ITCNT: 0
- Start GTCNT counting ((c) in Figure 1.10). EIVTCNT1, EIVTCNT2, and ITCNT starts up-counting ((d) in Figure 1.10).
- Stop GTCNT counting ((e) in Figure 1.10).
   EIVTCNT1 and EIVTCNT2: Retain their values ((f) in Figure 1.10).
   ITCNT: Reset to 000b ((g) in Figure 1.10)
- Start GTCNT counting ((h) in Figure 1.10).
   EIVTCNT1 and EIVTCNT2: Start up-counting from the retained values ((i) in Figure 1.10).
   ITCNT: Starts up-counting ((j) in Figure 1.10).
- Stop GTCNT counting ((k) in Figure 1.10).
   EIVTCNT1 and EIVTCNT2: Retain their values ((m) in Figure 1.10).
   ITCNT: Reset to 000b ((n) in Figure 1.10)
- Change EIVTCNT1 and EIVTCNT2 to settings not to skip (EIVTC1[1:0] = EIVTC2[1:0] = 00b) ((o) in Figure 1.10).
   Reset EIVTCNT1 and EIVTCNT2 to 0000b ((p) in Figure 1.10).
- Change EIVTCNT1 and EIVTCNT2 back to settings to skip ((q) in Figure 1.10). Set EIVTCNT2 to the initial value ((r) in Figure 1.10).
- Start GTCNT counting ((s) in Figure 1.10).
   EIVTCNT1, EIVTCNT2, and ITCNT start up-counting ((t) in Figure 1.10).



### (3) Skipping period

The skipping period during which A/D conversion start requests are skipped can be selected by setting bits EADTmL[2:0] (m = A, B) in the GTEITLI2 register. Similarly, the period during which the GTADTRm register buffer transfers (among the GTADTRm, GTADTBRm, and GTADTDBRm registers) are skipped can be selected by setting bits EBTLADm[2:0] (m = A, B) in the GTEITLB register.

EADTmL[2:0], EBTLADm[2:0]	Function
000	Does not perform extended interrupt skipping.
001	Skips A/D conversion start requests or buffer transfers during the period when the value of extended interrupt skipping counter 1 is not 0. (A/D conversion start requests or buffer transfers are performed while EITCNT1 = 0.)
010	Skips A/D conversion start requests or buffer transfers during the period when the value of extended interrupt skipping counter 2 is not 0. (A/D conversion start requests or buffer transfers are performed while EITCNT2 = 0.)
011	Skips A/D conversion start requests or buffer transfers during the period when the value of extended interrupt skipping counter 1 or 2 is not 0. (A/D conversion start requests or buffer transfers are performed while EITCNT1 = EITCNT2 = 0.)
100	Setting prohibited
101	Skips A/D conversion start requests or buffer transfers during the period when the value of extended interrupt skipping counter 1 is not the skipping count. (A/D conversion start requests or buffer transfers are performed while EITCNT1 = EIVTT1.)
110	Skips A/D conversion start requests or buffer transfers during the period when the value of extended interrupt skipping counter 2 is not the skipping count. (A/D conversion start requests or buffer transfers are performed while EITCNT2 = EIVTT2.)
111	Skips A/D conversion start requests or buffer transfers during the period when the value of extended interrupt skipping counter 1 or 2 is not the skipping count. (A/D conversion start requests or buffer transfers are performed while EITCNT1 = EIVTT1 and EITCNT2 = EIVTT2.)

Even if GTEITLI2 and GTEITLB are set, interrupts are not skipped in the following cases:

- Even if GTEITLI2 or GTEITLB is set, skipping is not performed if the target skipping counter is set to not count (EIVTCk[1:0] = 00b or EIVTTk[3:0] = 0000b) (k = 1, 2).
- When EADTmL[2:0] or EBTLADm[2:0] (m = A, B) is set to 011b or 111b, if either skipping counter is set to not count (EIVTCk [1:0] = 00b or EIVTTk[3:0] = 0000b) (k = 1, 2), skipping is not performed.



Figure 1.11 shows the differences in the skipping period of the extended interrupt skipping function.

EITCNT1 counts crests (EIVTC1[1:0] = 01b) and the interrupt skipping count is set to 2 (EIVTT1[3:0] = 0010b). EITCNT2 counts troughs (EIVTC2[1:0] = 10b), the interrupt skipping count is set to 2 (EIVTT2[3:0] = 0010b), and the initial value is set to 0 (EITCNT2IV[3:0] = 0000b). Each counter counts up according to the set source, and restarts counting from 0 when the set skipping count is reached.



Figure 1.11 Operation Example of the Extended Interrupt Skipping Function (Triangle-Wave PWM Mode, A/D Conversion Start Request Signal A Output Enabled During Up-/Down-Counting, EITCNT1: Counts Crests with the Interrupt Skipping Count of 2, EITCNT2: Counts Troughs with the Interrupt Skipping Count of 2 and the Initial Value as 0)

As representative examples, the following two operations are described.

- Operation of A/D conversion start request A when GTEITLI2.EADTAL[2:0] = 011b A/D conversion start request A is output in the period when GTEITC.EITCNT1[3:0] = 0 and GTEITC.EITCNT2[3:0] = 0 ((a) in Figure 1.11).
- Operation of buffer transfer at troughs when GTEITLB.EBTLADA[2:0] = 111b
   Buffer transfer is supposed to be performed at troughs in the period when GTEITC.EITCNT1[3:0] = 2 and GTEITC.EITCNT2[3:0] = 2, but no buffer transfer is performed because there is no state that matches the condition.



### (4) Notes when using the extended interrupt skipping function

- When the skipping count is to be changed, change the count after stopping the skipping counter operation (set either the EIVTC1[1:0] bits or EIVTC2[1:0] bits to 00b).
- When A/D conversion start request skipping which can be set by the GTEITLI2 register is performed, the ELC event output depends on the A/D conversion start request enable bit in the GTINTAD register. Any operation by A/D conversion start request that is set to disabled in the GTINTAD register is not performed.

## (5) Simultaneous use of the extended interrupt skipping function and the interrupt skipping function by using the GTITC register

The extended interrupt skipping function of A/D conversion start requests by using the GTEITLI2 can be used simultaneously with the interrupt skipping function by using the GTITC register. In this case, the respective skipping periods are ORed for the skipping period.

The figure below shows corresponding interrupt skipping operations by different registers are performed simultaneously.

The GTITC register-based interrupt skipping counter (GTST.ITCNT[2:0]) counts crests (IVTC1[1:0] = 01b) and the interrupt skipping count is set to 1 (IVTT[2:0] = 001b). Extended interrupt skipping counter 2 (EITCNT2) counts crests (EIVTC2[1:0] = 01b), the interrupt skipping count is set to 2 (EIVTT2[3:0] = 0010b), and the initial value is set to 1 (EITCNT2IV[3:0] = 0001b). Each counter counts up according to the set source, and restarts counting from 0 when the set skipping count is reached.



Figure 1.12 Operation Example of Simultaneous Use of Interrupt Skipping Counters (Triangle-Wave PWM Mode, A/D Conversion Start Request Signal A Output Enabled During Up-/Down-Counting, ITCNT: Counts Crests with the Interrupt Skipping Count of 1, EITCNT2: Counts Crests with the Interrupt Skipping Count of 2 and the Initial Value as 1)

A/D conversion start request A is output in the period when GTST.ITCNT[2:0] = 0 and GTEITC.EITCNT2[3:0] = 0 ((a) in Figure 1.12).



# 1.4 A/D Conversion Start Request Signal, and Settings of the A/D Converter and Event Link Controller (ELC)

The MTU outputs synchronous triggers to the A/D converter. In contrast, the GPTW does not output synchronous triggers to the A/D converter. To output synchronous triggers to the A/D converter using the GPTW, signals must be routed through the ELC. Therefore, to use GPTW output signals as A/D conversion start triggers, ELC settings are required.

The figure below shows the configuration.



Figure 1.13 Configuration of the MTU/GPTW and A/D Converter



### RX Family Example of Using the A/D Conversion Start Request Delaying Function with MTU3/GPTW

When using the A/D conversion start request delaying function of the MTU or the A/D conversion start request function of the GPTW, set the ADCSR.TRGE bit to 1b and the ADCSR.EXTRG bit to 0b so that the 12-bit A/D converter (S12ADH) should start A/D conversion by a synchronous trigger.

For the MTU, set the A/D conversion start conditions as shown in Table 1.22. For the GPTW, set them as shown in Table 1.23.

	A/D Converter Startup Source			
Item	S12AD	S12AD1	S12AD2	MTU Setting
Compare match between MTU4.TADCORA and MTU4.TCNT	TRG4AN			When using the A/D conversion start
Compare match between MTU4.TADCORB and MTU4.TCNT	TRG4BN			request delaying function or interrupt
Compare match between MTU4.TADCORA and MTU4.TCNT, or between MTU4.TADCORB and MTU4.TCNT	TRG4AN or T	RG4BN		skipping function 1
Compare match between MTU4.TADCORA and MTU4.TCNT, and between MTU4.TADCORB and MTU4.TCNT	TRG4ABN			When using interrupt skipping function 2
Compare match between MTU7.TADCORA and MTU7.TCNT	TRG7AN			When using the A/D conversion start
Compare match between TRG7BN MTU7.TADCORB and MTU7.TCNT				request delaying function or interrupt
Compare match between MTU7.TADCORA and MTU7.TCNT, or between MTU7.TADCORB and MTU7.TCNT	TRG7AN or T	RG7BN		skipping function 1
Compare match between MTU7.TADCORA and MTU7.TCNT, and between MTU7.TADCORB and MTU7.TCNT	TRG7ABN			When using interrupt skipping function 2

Table 1.22	Synchronous Triggers for the 12-Bit A/D Converter (	MTU)
------------	---	------

### Table 1.23 Synchronous Triggers for the 12-Bit A/D Converter (GPTW)

	A/D Converte	A/D Converter Startup Source		
Item	S12AD	S12AD1	S12AD2	GPTW Setting
ELC triggers	ELCTRG00N	ELCTRG10N	ELCTRG20N	When using A/D
	ELCTRG01N	ELCTRG11N	ELCTRG21N	conversion start
	ELCTRG00N	ELCTRG10N	ELCTRG20N	request A/B
	or	or	or	(including the
	ELCTRG01N	ELCTRG11N	ELCTRG21N	skipping function)

Note that the issuance interval of triggers for A/D conversion must be more than or equal to the actual scan conversion time ( $t_{SCAN}$ ) of the A/D converter for both the MTU and GPTW. For details, refer to section 38.2.15, A/D Conversion Start Trigger Select Register (ADSTRGR), in the RX66T Group User's Manual: Hardware.



### RX Family Example of Using the A/D Conversion Start Request Delaying Function with MTU3/GPTW

When using the A/D conversion start request function of the GPTW, set the event link setting register n (ELSRn) and ELS[7:0] bits in the ELC as follows:

	Value of the	
ELSRn Register	ERSRn.ELS[7:0] Bits	Event Signal Set in ELSRn
ELSR15: S12AD (ELCTRG00N)	50h	GPTW0 A/D conversion start request A
ELSR45: S12AD1 (ELCTRG10N)	51h	GPTW0 A/D conversion start request B
ELSR46: S12AD2 (ELCTRG20N)	5Ah	GPTW1 A/D conversion start request A
ELSR56: S12AD (ELCTRG01N)	5Bh	GPTW1 A/D conversion start request B
ELSR57: S12AD1 (ELCTRG11N)	64h	GPTW2 A/D conversion start request A
ELSR58: S12AD2 (ELCTRG21N)	65h	GPTW2 A/D conversion start request B
	6Eh	GPTW3 A/D conversion start request A
	6Fh	GPTW3 A/D conversion start request B
	78h	GPTW4 A/D conversion start request A
	79h	GPTW4 A/D conversion start request B
	82h	GPTW5 A/D conversion start request A
	83h	GPTW5 A/D conversion start request B
	8Ch	GPTW6 A/D conversion start request A
	8Dh	GPTW6 A/D conversion start request B
	96h	GPTW7 A/D conversion start request A
	97h	GPTW7 A/D conversion start request B
	A0h	GPTW8 A/D conversion start request A
	A1h	GPTW8 A/D conversion start request B
	Aah	GPTW9 A/D conversion start request A
	ABh	GPTW9 A/D conversion start request B

### Table 1.24 Differences in Event Signals Depending on the ELSRn Register and ELS[7:0] Bit Settings




# 2. Operation Confirmation Conditions

The operation of the sample code described in this application note has been confirmed under the conditions listed in the table below.

Item	Description
MCU	R5F566TEADFP (included in Renesas Starter Kit for RX66T)
Operating frequency	Main clock: 8 MHz
	PLL: 160 MHz (main clock x 1/1 x 20)
	HOCO: Stopped
	LOCO: Stopped
	System clock (ICLK) 160 MHz (PLL x 1/1)
	Peripheral module clock A (PCLKA): 80 MHz (PLL x 1/2)
	Peripheral module clock B (PCLKB): 40 MHz (PLL x 1/4)
	Peripheral module clock C (PCLKC): 160 MHz (PLL x 1/1)
	Peripheral module clock D (PCLKD): 40 MHz (PLL x 1/4)
	FlashIF clock (FCLK): 40 MHz (PLL x 1/4)
Operating voltage	3.3 V
Integrated development	Renesas Electronics
environment	e <sup>2</sup> studio Version 2022-10
C compiler*1	Renesas Electronics
	C/C++ Compiler Package for RX Family V3.04.00
	Compiler options
	The integrated development environment default settings are used.
RX Smart Configurator	V2.15.0
Board support package (r_bsp)	V7.20
Endian	Little endian
Operating mode	Single-chip mode
Processor mode	Supervisor mode
Sample code version	V1.00
Board	Renesas Starter Kit for RX66T
	(Product number: RTK50566T0CxxxxxBE)
Emulator	E2-Lite

#### Table 2.1 Operation Confirmation Environments

Note: 1. Import the same version of the toolchain (C compiler) as specified in the original project. If the same toolchain is not located in the import destination, the toolchain cannot be selected, and an error will occur. Check the toolchain selection status on the project settings screen.

Refer to FAQ 3000404 for setting methods.

FAQ 3000404: 'Program "make" not found in PATH' error when attempting to build an imported project (e<sup>2</sup> studio)



# 3. MTU Sample Codes

#### 3.1 Common

#### 3.1.1 Sample Code List

This application note provides the following sample codes created with the Smart Configurator.

Sample codes can be downloaded from the Renesas Electronics website.

#### Table 3.1 MTU Sample Code List

Name	Sample Code Usage Conditions	Ref.
A/D Conversion Start Request Delaying Function	Complementary PWM mode 2	3.2
Linked with Interrupt Skipping Function 1	Single buffer	
r01an6643_rx66t_mtu3_ad_delay_1.zip		
A/D Conversion Start Request Delaying Function	Complementary PWM mode 2	3.3
Linked with Interrupt Skipping Function 2	Single buffer	
r01an6643_rx66t_mtu3_ad_delay_2.zip	-	



#### 3.1.2 Folder Structure

The main folder structure of a sample code is as follows.



Figure 3.1 MTU Folder Structure



# 3.1.3 File Structure

The main file structure of a sample code is as follows.

Table 3.2	MTU File	Structure
		•

File Name	Description
[Project name].c	main Function
	This is the main function.
	The Smart Configurator generates an empty function. The necessary processing for each sample code is described here.
Config_MTUn.c*1	R Config MTUn Create function
	This is the MTU's initialization function.
	The initialization function based on the settings in the Smart Configurator is generated by the Smart Configurator.
	The call for this function is generated by the Smart Configurator. This function is called in the R_SystemInit function executed before the main function.
	R Config MTUn Start function
	This is the MTU's count start function.
	This function is generated by the Smart Configurator.
	In the sample codes, this function is called from the main function.
	R_Config_MTUn_Stop function
	This is the MTU's count stop function.
	This function is generated by the Smart Configurator.
	This function is not used in the sample codes.
Config_MTUn_user.c*1	r Config MTUn Create UserInit function
	This is the MTU's user initialization function.
	The Smart Configurator generates an empty function. The necessary processing for each sample code is described here.
	This is the last function to be called in the R_Config_MTUn_Create function generated by the Smart Configurator.
	r Config MTUn [interrupt name] interrupt function
	This is the interrupt handler function.
	The Smart Configurator generates an empty function. The necessary processing for each sample code is described here.
Config_MTUn.h*1	This is the header file that defines MTU related functions.
	This file is included in the r_smc_entry.h file generated by the Smart
	Configurator.
	To use MTU related functions, make sure that you include the r_smc_entry.h file.

Note: 1. n indicates a channel number.



# 3.1.4 Adding Components

The sample code uses the Smart Configurator to add the MTU as described below.

Item	Description
Component	Refer to the section for each sample code ((1) in the figure below).
Configuration name	Sample codes use the default setting name.
Operation	Refer to the section for each sample code ((2) in the figure below).
Resource	Refer to the section for each sample code ((3) in the figure below).

Software Component Selection Select component from those available in list Category All Function All Components All Filte Components Short Name Type Version Phase Counting Mode Timer Phase Counting Phase Ph	💽 New (	Component						×
Category All  Function All  Filter  Components Short Name Type Version  Port Output Enable  Port Output Enable  Ports  Code Generator 2.2.0  Ports  Code Generator 2.2.0  PWM Mode Timer  Code Generator 1.0.0  Show only latest version  Hide items that have duplicated functionality Description  Misc component provides PWM mode 1 and PWM mode 2 operations of Multi-Function Timer Pulse Unit (MTU) or 16-Bit Timer Pulse Unit (TPU). PWM waveforms output in range of 0% to 100%  Download the latest FIT drivers and middleware Configure general settings   Met > Finish Cancel  Next > Finish Cancel  Next > Finish Cancel								#
Function       All         Filter       Components         ** Open Source FAT File System.       r_tfat_rx         ** Phase Counting Mode Timer       Firmware Integr         ** Port Output Enable       Code Generator         ** Ports       Code Generator         ** Open Source FAT File System.       r_tfat_rx         ** Phase Counting Mode Timer       Code Generator         ** Ports       Code Generator         ** Ports       Code Generator         ** Show only latest version       (1) Differs for each sample code         ** Show only latest version       (1) Differs for each sample code         ** Open Torvides PWM mode 1 and PWM mode 2 operations of Multi-Function Timer         ** Pulse Unit (MTU) or 16-Bit Timer Pulse Unit (TPU). PWM waveforms output in range of 0% to 100%         **         ** Download the latest FIT drivers and middleware         Configure general settings         **         **         **         **         **         **         **         **         **         **         **         **         **         **         **         ** <th>Select cor</th> <th>nponent from those</th> <th>available in lis</th> <th>st</th> <th></th> <th></th> <th></th> <th></th>	Select cor	nponent from those	available in lis	st				
Filter         Components       Short Name       Type       Version         If Open Source FAT File System.       r_tfat_rx       Firmware Integr       4.02         If Phase Counting Mode Timer       Code Generator       2.2.0       Code Generator       2.2.0         If Phot Output Enable       Code Generator       2.2.0       Code Generator       2.2.0         If Port Source FAT File System.       Code Generator       2.2.0       Code Generator       2.2.0         If Port Output Enable       Code Generator       2.2.0       Code Generator       2.2.0         If Port Source FAT File System.       (1) Differs for each sample code       Code Generator       2.0         If the items that have duplicated functionality       (1) Differs for each sample code       Code Generator       100%       V         Description       (1) Differs for each sample code       V       V       V         Download the latest FIT drivers and middleware       Configure general settings       V       V         If a code in the TCD number       V       V       V       V       V         If a code in the TCD number       V       V       V       V       V         If a code in the TCD number       V       V       V       V	Category	All						~
Components       Short Name       Type       Version         IP Open Source FAT File System.       r_ffat_rx       Firmware Integr       4.02         IP Phase Counting Mode Timer       Code Generator       2.2.0         IP Port Output Enable       Code Generator       2.2.0         IP Port Output Enable       Code Generator       2.2.0         IP Port Output Enable       Code Generator       2.2.0         IP Ports       Code Generator       2.2.0         IP PMM Mode Timer       Code Generator       2.2.0         IP Mode Timer       Code Generator       2.2.0         IP Not Number of States       Code Generator       2.2.0         IP orts       Code Generator       1.0.0         IP Show only latest version       (1) Differs for each sample code         Description       (1) Differs for each sample code       (1)         This component provides PWM mode 1 and PWM mode 2 operations of Multi-Function Timer       (1)         Pulse Unit (MTU) or 16-Bit Timer Pulse Unit (TPU). PWM waveforms output in range of 0% to 100%       (1)         Download the latest FIT drivers and middleware       Configure general settings         (2)       < Back	Function	All						~
Ports          Code Generator       2.2.0         Phase Counting Mode Timer       Code Generator       2.2.0         Port Output Enable       Code Generator       2.2.0         Ports       Code Generator       2.2.0         Powm Mode Timer       Code Generator       2.2.0         Powm Mode Timer       Code Generator       2.2.0         Powm Mode Timer       Code Generator       2.2.0         Show only latest version       (1) Differs for each sample code         Description       (1) Differs for each sample code         Description       (1) Differs for each sample code         Download the latest FIT drivers and middleware       (1) Differs for each sample code         Configure general settings       (1) Differs for each sample code         @        Next > Finish       Cancel         @         (2) (2) (2) (2) (2) (2) (2) (2) (2) (2)	Filter							
** Open Source FAT File System.       r_tfat_rx       Firmware Integr       4.02         ** Phase Counting Mode Timer       Code Generator       2.2.0         ** Port Output Enable       Code Generator       2.2.0         ** Ports       Code Generator       1.10.0         ** Show only latest version       (1) Differs for each sample code         Description       (1) Differs for each sample code         ** Dave Unit (MTU) or 16-Bit Timer Pulse Unit (TPU). PWM waveforms output in range of 0% to 100%       (*)         Download the latest FIT drivers and middleware       Configure general settings         (*)        Kext > Finish       Cancel         (*)             (*)             (*)             (*) </td <td>Compor</td> <td>nents ^</td> <td></td> <td>Short Name</td> <td>Type</td> <td>,</td> <td>Version</td> <td>^</td>	Compor	nents ^		Short Name	Type	,	Version	^
Phase Counting Mode Timer   Code Generator 2.2.0   Port Output Enable Code Generator   Ports Code Generator   Code Generator 2.2.0   Ports Code Generator   Show only latest version (1) Differs for each sample code   Description (1) Differs for each sample code   Description And Pulse Unit (MTU) or 16-Bit Timer Pulse Unit (TPU). PWM waveforms output in range of 0% to 100%   Download the latest FIT drivers and middleware   Configure general settings     Image: Component output in the setting function output in the setting function is the	and the second second		m.					
							2.2.0	
Image: PWM Mode Timer       Code Generator       1.10.0         Show only latest version       (1) Differs for each sample code         Description       (1) Differs for each sample code         This component provides PWM mode 1 and PWM mode 2 operations of Multi-Function Timer       (*)         Pulse Unit (MTU) or 16-Bit Timer Pulse Unit (TPU). PWM waveforms output in range of 0% to 100%       (*)         Download the latest FIT drivers and middleware       (*)         Configure general settings       (*)         (*)        Kext >         Finish       Cancel         (*)           (*)           (*)           (*)           (*)           (*)           (*)           (*)           (*)           (*)           (*)           (*)           (*)           (*)           (*)           (*) <td>Port O</td> <td>utput Enable</td> <td></td> <td></td> <td>Cod</td> <td>e Generator</td> <td>1.9.0</td> <td></td>	Port O	utput Enable			Cod	e Generator	1.9.0	
Show only latest version Hide items that have duplicated functionality Description This component provides PWM mode 1 and PWM mode 2 operations of Multi-Function Timer Pulse Unit (MTU) or 16-Bit Timer Pulse Unit (TPU). PWM waveforms output in range of 0% to 100% Download the latest FIT drivers and middleware Configure general settings Image: Configure general settings	# Ports				Cod	e Generator	2.2.0	
Hide items that have duplicated functionality   (1) Differs for each sample code   Description     This component provides PWM mode 1 and PWM mode 2 operations of Multi-Function Timer   Pulse Unit (MTU) or 16-Bit Timer Pulse Unit (TPU). PWM waveforms output in range of 0% to 100%   Download the latest FIT drivers and middleware   Configure general settings     ?     < Back	# PWM	Mode Timer			Cod	e Generator	1.10.0	+
Description         This component provides PWM mode 1 and PWM mode 2 operations of Multi-Function Timer         Pulse Unit (MTU) or 16-Bit Timer Pulse Unit (TPU). PWM waveforms output in range of 0% to 100%         Download the latest FIT drivers and middleware         Configure general settings         ?       < Back	Show	only latest version						
This component provides PWM mode 1 and PWM mode 2 operations of Multi-Function Timer         Pulse Unit (MTU) or 16-Bit Timer Pulse Unit (TPU). PWM waveforms output in range of 0% to 100%         Download the latest FIT drivers and middleware         Configure general settings         ?       < Back			ated function	ality	(1) Differs	for each sar	nple code	÷
	e New (	Component			Finis	h		×
	PWM M	ode Timer						
PWM Mode Timer		1	a MTU0					
PWM Mode Timer								
Configuration name: Config_MTU0								
Configuration name: Config_MTU0 Operation: PWM mode 1	Resource	e: MTUC	L					~
Configuration name: Config_MTU0 Operation: PWM mode 1			(3)	Differs for eac		_	n sample	code
Configuration name: Config_MTU0 Operation: PWM mode 1								

Figure 3.2 Adding Components



# 3.1.5 Pin Settings

Figure 3.3 shows an example of pin settings using the Smart Configurator.

Configure the pins after setting the MTU. For MTU settings, refer to "Smart Configurator Settings" for each sample code.

Pin settings are carried out in the R\_Config\_MTUn\_Create function generated by the Smart Configurator.

Hardware Resource 🔅 🗄 🖓 🖓	Pin Functio	on				2   🖬   🗉	1 2 2
Type filter text	type filter	text (* = any	v string, ? = any character)			All	~
All Digital power supply Clock generator Clock frequency accuracy measurement circuit Operating mode control System control On-chip emulator Buses Interrupt controller unit MTU2 MTU3 MTU4 MTU2 MTU3 MTU4 MTU2 MTU4 MTU5 General PWM timer GPT0 GPT1 GepT2 GPT3 GPT4 GPT4 GPT4 GPT4 GPT4 GPT4 GPT4 GPT4		MTIOC3A# MTIOC3B MTIOC3B# MTIOC3C MTIOC3C#		<ul> <li>/ Not assigned</li> <li>/ 56</li> <li>/ Not assigned</li> <li>/ Not assigned</li> <li>/ Not assigned</li> </ul>	IO None IO None None IO None	Comments	

Figure 3.3 Pin Settings



#### 3.1.6 Interrupt Settings

Figure 3.4 shows an example of interrupt settings using the Smart Configurator. For details on software configurable interrupt A, refer to section 14.4.5.1, Software Configurable Interrupt A, in the RX66T Group User's Manual: Hardware.

Configure interrupts after configuring the MTU settings. For MTU settings, refer to "Smart Configurator Settings" for each sample code.

Interrupt settings can be configured in the R\_Config\_MTUn\_Create function, R\_Config\_MTUn\_Start function, and R\_Config\_MTUn\_Stop function, all of which are generated by the Smart Configurator.

The interrupt handler function is created with the name r\_Config\_MTUn\_[interrupt name]\_interrupt in the Config\_MTUn\_user.c file generated by the Smart Configurator.

Interrupt v	ectors										
Up	Type filter text										
Down	Vector Number	Interrupt CMPC4	Peripheral CMPC4	Priority Level 15	Sta	tus Fa	ast Inter				
	185	CMPC5	CMPC5	Level 15							
	208	INTA208 (TGIA0)	MTUO	Level 15							
	209	INTA209 (TGIB0)	MTU0	Level 15							
	210	INTA210 (TGIC0)	MTU0	Level 15							
	211	INTA211 (TGID0)	MTU0	Level 15							
	212	INTA212 (TCIV0)	MTUO	Level 15							
	213	INTA213 (TGIE0)	MTU0	Level 15							
	214	INTA214 (TGIF0)	MTU0	Level 15							
	215	INTA215 (TGIA1)	MTU1	Level 15							
Software	216	INTA216 (TGIB1)	MTU1	Level 15							
onfigurable -	217	INTA217 (TCIV1)	MTU1	Level 15	Click Interrupt to displa		dienlay	<i>(</i> available			
0	218	INTA218 (TCIU1)	MTU1	Level 15	interrupt names, then sele						
nterrupt A	219	INTA219 (TGIA2)	MTU2	Level 15				be used			
	220	INTA220 (TGIB2)	MTU2	Level 15	be used						
	221	INTA221 (TCIV2)	MTU2	Level 15							
	222	INTA222 (TCIU2)	MTU2	Level 15							
	223	INTA223 (TGIA3)	MTU3	Level 15	Use	d 🖪					
	224	INTA224 (TGIB3)	MTU3	Level 15							
	225	INTA225 (TGIC3)	MTU3	Level 15							
	226	INTA226 (TGID3)	MTU3	Level 15							
	227	INTA227 (TCIV3)	MTU3	Level 15							
		ority settings made her configuration files of e		UCI	ect Interrupts	tab					

Figure 3.4 Interrupt Settings



# 3.2 A/D Conversion Start Request Delaying Function Linked with Interrupt Skipping Function 1

• Target sample code file name: r01an6643\_rx66t\_mtu3\_ad\_delay\_1.zip

### 3.2.1 Overview

This sample code performs the A/D conversion start request delaying function in conjunction with interrupt skipping function 1 of the MTU.

In conjunction with TGIA3 interrupt skipping, the A/D conversion start request signal is generated to perform A/D conversion in S12AD0.

Complementary PWM mode in use can be used to generate three-phase waveform output (U, V, and W phases), but the sample code generates only single-phase (positive phase and negative phase) waveform output.

The following list provides the MTU and S12AD settings used in the sample code.





The structure of this sample code is shown below.



Figure 3.5 Sample Code Structure



# 3.2.2 Operation Details

This section describes the operation of this sample code.

By setting the TGIA3 interrupt skipping count to 2, the A/D conversion request is enabled during the period when the value of the T3ACNT[2:0] bits is 02h ((a) in Figure 3.6), and the A/D conversion request signal generated during this period is valid. While the value of the T3ACNT[2:0] bits is not 02h, the A/D conversion request is invalid (dotted line for ADSM0 in Figure 3.6). A/D conversion start requests are generated by compare matches between MTU4.TADCORA and MTU4.TCNT which is up-counting, and the ADSM0 pin goes high ((b) in Figure 3.6).

For debugging purposes, this sample code is set to toggle output on the P33 pin when an A/D conversion end interrupt occurs. If the P33 pin is not to be set to toggle output, change Config\_S12AD0\_user.c to the following settings.



#define PRV PORT OUTPUT ON (0)

Figure 3.6 Sample Code Operations (A/D Conversion Start Request by Compare Match with TADCORA During Up-Counting, Interrupt Skipping Count: 2)



#### 3.2.3 Smart Configurator Settings

The sample code uses the Smart Configurator to add the MTU and S12AD as described below. For details on how to add components, refer to section 3.1.4, Adding Components.

#### Table 3.4 Adding Components (MTU3, MTU4)

Item	Description
Component	Complementary PWM mode timer
Configuration name	Config_MTU3_MTU4
Operation	Complementary PWM mode 2 (transfer at trough).
Resource	MTU3_MTU4

\$ <del>5</del>	<ul> <li>Basic setting</li> </ul>								
ype filter text	Synchronous mode setting								
😕 Startup	Include this channel in the synd	chronous opera	tion						
Y 😂 Generic	TCNT3 counter setting								
e r_bsp r ≥ Drivers		abled counter cl	oar	~					
✓									
Config_S12AD0	Counter clock selection PCL	.K/4 ~	Rising edge	~					
✓ I/O Ports	External clock pin setting		Timer cou	inter clock = 40 MHz					
Config_PORT     End     End     Second	Enable the noise filter for MTC	LKA pin Er	able th	(PCLK/4)					
Config_MTU3_MTU4	Noise filter clock selection	PCL			1				
	PWM output setting		Carrie	er period = 1 ms					
	Timer operation period	1	ms 🗸 (Actual v	value: 1)					
	Enable dead time Dead	time 30	µs ~ (Actual v	value: 30)					
	MTU3.TGRA register value	21200	Dead	l time = 30 μs					
	MTU3.TGRB register value	16000							
	MTU4.TGRA register value	100	Set MTU3	.TGRB initial value					
	MTU4.TGRB register value	100							
	* Advance setting								
	Brushless DC motor control setting								
	Enable U, V and W phase outp	5	ftware or external input	signal					
	Method to control output		External input		~				
	Positive-phase output control (ini	tial value)	Level output						
	Negative-phase output control (in	iitial value)	Level output		~				
	Output setting								
	Enable MTIOC3A toggle output	ut							
	Buffer transfer timing of PWM ou	tput level settin	Does not transfer da	ta from the buffer register	~				
	Enable U phase: Initial output level of MTIOC3B pin (positive-phase)								
	Active level: L (initial output:H,output at compare match on up-count:L,output at compare match on down-count:H)								
/	Enable U phase: Initial output level of MTIOC3D pin (negative-phase)								
				tput at compare match on down-	count:L) ~				
			v, Initial output v						
Depitive pho	se: Low output at up cou	nting com	hare match high	n output at down-count	ing compare match				

Figure 3.7 MTU3, MTU4 Settings (1/2)



#### RX Family Example of Using the A/D Conversion Start Request Delaying Function with MTU3/GPTW



Figure 3.8 MTU3, MTU4 Settings (2/2)



#### Table 3.5 Adding Components (S12AD)

Item	Description
Component	Single-scan mode S12AD
Configuration name	Config_S12AD0
Resource	S12AD0

65	* Basic setting	
type filter text		
<ul> <li>Startup</li> <li>Generic</li> <li>Startup</li> </ul>	Analog input mode setting Double trigger mode Analog input channel = AN000	
<ul> <li>r_bsp</li> <li>Drivers</li> <li>A/D Converter</li> <li>Config S12AD0</li> </ul>	AN000 AN001 AN002 AN00 AN002 AN00 Select [Compare match between MTU4.TADCOF Conversion start trigger setting	₹A
	Start trigger source     Compare match between MTU4.TADCORA and MTU4.TCNT       Interrupt setting       Enable AD conversion end interrupt (S12ADI)       Priority       Level 15 (highest)	~

Figure 3.9 S12AD0 Settings



#### 3.2.4 Flowchart

The following flowchart shows the main function processing added after code generation by the Smart Configurator.

In the main function, count start function R\_Config\_MTU3\_MTU4\_Start is read and counting is started.



Figure 3.10 main Function



# 3.2.5 Related Operation

# 3.2.5.1 A/D Conversion Delaying Function Linked with Underflow Interrupts (TCIV4) Skipping

Generation of an A/D conversion start request signal in conjunction with overflow interrupt (TGIA3) skipping in this sample code was described above, but it is also possible to generate an A/D conversion start request signal in conjunction with underflow interrupt (TCIV4) skipping.

The figure below shows the Smart Configurator settings for generating an A/D conversion start request signal in conjunction with underflow interrupt (TCIV4) skipping.



Figure 3.11 MTU3 and MTU4 Settings in Smart Configurator (TCIV4 Interrupt Skipping Count: 2, A/D Conversion Start Request at Compare Match with MTU4.TADCORA During MTU4.TCNT Up-Counting)



# 3.2.6 Usage Notes

### 3.2.6.1 TITCR1A, TITCR1B, TADCORA, and TADCORB Register Settings

Refer to section 1.3.1(2), Notes when linking with interrupt skipping function 1, in this application note.

#### 3.2.6.2 TADCOBRA and TADCOBRB Register Settings

Refer to section 1.2.1(2), Buffer transfer, in this application note.

# 3.2.6.3 Setting Linked Operation with the Skipping Function When Interrupt Skipping Is Disabled (Not Used)

Refer to section 1.3.1(2), Notes when linking with interrupt skipping function 1, in this application note.



# 3.3 A/D Conversion Start Request Delaying Function Linked with Interrupt Skipping Function 2

• Target sample code file name: r01an6643\_rx66t\_mtu3\_ad\_delay\_2.zip

### 3.3.1 Overview

This sample code performs the A/D conversion start request delaying function in conjunction with interrupt skipping function 2 of the MTU.

Whenever the A/D conversion start trigger (TRG4AN or TRG4BN) occurs, the interrupt counter counts down, and when the counter reaches 0 and is reloaded, the AD conversion start request signal (TRG4ABN) is generated and A/D conversion is performed in S12AD0.

This function is valid only when the A/D conversion request delaying function is used.

Complementary PWM mode in use can be used to generate three-phase waveform output (U, V, and W phases), but the sample code generates only single-phase (positive phase and negative phase) waveform output.

The following list provides the MTU and S12AD settings used in the sample code.

Compare match between MTU4.TADCORB and MTU4.TCNT

• MTU3 and MTU4 (channels 3 and 4) — Use complementary PWM mode 2 (transfer at trough). — Carrier period = 1 ms — Dead time = 30 µs — Timer counter clock = 40 MHz (PCLKC/4) - Set MTU3.TCNT upper limit value in MTU3.TGRA (1/2 carrier period + dead time). — The initial output value is high, and the active level is low. Use MTU3.TGRB as the duty register Positive-phase: Low output at up-counting compare match High output at down-counting compare match • Negative-phase: High output at up-counting compare match Set in Smart Configurator. Low output at down-counting compare match Refer to section 3.3.3 for - A/D conversion start request linked with interrupt skipping details on the setting function 2 method. Set TRG4AN and TRG4BN interrupt skipping count to 4 (counting once every 5 times). • Output A/D conversion start requests at compare matches between MTU4.TADCORA and MTU4.TCNT during up/down-counting • Output A/D conversion start requests at compare matches between MTU4.TADCORB and MTU4.TCNT during up/down-counting S12AD0 (unit 0) - Use single scan mode — A/D conversion start trigger: Compare match between MTU4.TADCORA and MTU4.TCNT,



The structure of this sample code is shown below.



Figure 3.12 Sample Code Structure



# 3.3.2 Operation Details

This section describes the operation of this sample code.

Setting the interrupt skipping count to 4 in interrupt skipping function 2 sets the counter value 4 in timer interrupt skipping count counter 2A (TITCNT2A). The value of TITCNT2A counts down from 4 each time the A/D conversion start trigger TRG4AN or TRG4BN occurs. When the counter value becomes 0 and the counter is reloaded to the skipping count value (4), the A/D conversion start request signals TRG4AN and TRG4BN become valid ((a) in Figure 3.13). A/D conversion start request signal TRG4ABN is output and the ADSM0 pin goes high ((b) in Figure 3.13).

For debugging purposes, this sample code is set to toggle output on the P33 pin when an A/D conversion end interrupt occurs. If the P33 pin is not to be set to toggle output, change Config\_S12AD0\_user.c to the following settings.



#define PRV PORT OUTPUT ON (0)

Figure 3.13 Sample Code Operations (A/D Conversion Start Request by Compare Match with TADCORA and TADCORB During Up-/Down-Counting, Interrupt Skipping Count: 4)



#### 3.3.3 Smart Configurator Settings

The sample code uses the Smart Configurator to add the MTU as described below. For details on how to add components, refer to section 3.1.4, Adding Components.

#### Table 3.6 Adding Components (MTU3, MTU4)

Item	Description
Component	Complementary PWM mode timer
Configuration name	Config_MTU3_MTU4
Operation	Complementary PWM mode 2 (transfer at trough).
Resource	MTU3_MTU4

t T	- Basic setting						
ype filter text	Synchronous mode setting						
Startup	Include this channel in the synchronous operation						
✓   Generic	TCNT3 counter setting						
Y 🗁 Drivers	Counter clear source Disabled counter clear						
✓	Counter clock selection PCLK/4 V Rising edge V						
Config_S12AD0							
Config_PORT	External clock pin setting Timer counter clock = 40 MHz Enable the noise filter for MTCLKA pin (PCLK/4)						
👻 🗁 Timers	Noise filter dock selection PCLK						
Config_MTU3_MTU4	Carrier period = 1 ms						
	PWM output setting						
	Timer operation period 1 (Actual value: 1)						
	Enable dead time Dead time 30 (Actual value: 30)						
	MTU3.TGRA register value 21200 Dead time = 30 µs						
	MTU3.TGRB register value 14000						
	MTU4.TGRA register value 100 Set MTU3.TGRB initial value						
	MTU4.TGRB register value 100						
	Advance setting     Brushless DC motor control setting						
	Enable U, V and W phase output control by software or external input signal						
	Method to control output External input						
	Positive-phase output control (initial value)						
	Negative-phase output control (initial value) Level output						
	Output setting						
	Enable MTIOC3A toggle output						
	Buffer transfer timing of PWM output level setting Does not transfer data from the buffer register V						
	Enable U phase: Initial output level of MTIOC3B pin (positive-phase)						
	Active level:L (Initial output:H,output at compare match on up-count:L,output at compare match on down-count:H) \vee						
	Enable U phase: Initial output level of MTIOC3D pin (negative-phase)						
	Active level:L (Initial output:H,output at compare match on up-count:H,output at compare match on down-count:L)						
	Active level: Low, Initial output value: High						
Positive-nha	ase: Low output at up-counting compare match, high output at down-counting compare match						
	ase: High output at up-counting compare match, low output at down-counting compare match						

Figure 3.14 MTU3, MTU4 Settings (1/2)



# RX Family Example of Using the A/D Conversion Start Request Delaying Function with MTU3/GPTW

	Interrupt setting					
	Interrupt skipping mode	Interrupt skipping function 2 (A/E	D conversion start request interrupt skipping) $$			
	Interrupt skipping count	Skipping count of 4 (counted once every 5 times) $$				
	Enable MTU3/TGRA compare match interrupt (TGIA3)	Priority Level 15 (highest)	Select [Interrupt skipping			
	Interrupt skipping count	Disable interrupt skip	function 2]			
	Enable MTU3/TGRB compare match interrupt (TGIB3)	Priority Level 15 (highest)	Select [Skipping count of 4]			
	Enable MTU4/TGRA compare match interrupt (TGIA4)	Priority Level 15 (highest)	(counting once every 5 times)			
	Enable MTU4/TGRB compare match interrupt (TGIB4)	Priority Level 15 (highest)				
	Enable MTU4 underflow interrupt (TCIV4)	Priority Level 15 (highest)				
	Interrupt skipping count	Disable interrupt skip	N.			
	Buffer register and synchronous clearing operation setting	)				
	Waveform output immediately before synchronous cle	aring is retained				
	Data transfer timing from buffer to temporary register	Do not link with interrupt skipping f				
Enable MTU4 trigger signal (TRG4ABN)	A/D conversion start trigger setting A/D conversion start request on matching of th Enable A/D conversion start request on matching of th					
	Enable A/D conversion start request on matching of th	e counter and cycle register value (t				
on matching of the MTU4.TCNT and	Enable A/D conversion start request on matching of th	e counter and cycle set register A va	alue			
on matching of the	Enable A/D conversion start request on matching of th     A/D trigger request output     Initial value of A/D conversion start request cycle set regis     Initial value of cycle set buffer register A     Link with TGIA3 interrupt skipping     Set MTU4.	e counter and cycle set register A va On matching of both count ter A 18000 Set MTU 18000 TADCOBRA initial valu	alue ting up and down 4.TADCORA initial value Je A/D trigger output on matching during MTU4.TCNT up-countin			
on matching of the MTU4.TCNT and MTU4.TADCORA cycle setting register A value	Enable A/D conversion start request on matching of th     A/D trigger request output     Initial value of A/D conversion start request cycle set regis     Initial value of cycle set buffer register A     Link with TGIA3 interrupt skipping     Link with TCIV4 interrupt skipping     Dink with TCIV4 interrupt skipping     Tenable A/D conversion start request on matching of th	e counter and cycle set register A va On matching of both count 18000 Set MTU 18000 TADCOBRA initial valu e counter and cycle set register B va	A/D trigger output on matching during MTU4.TCNT up-counting alue			
on matching of the MTU4.TCNT and MTU4.TADCORA cycle setting register A value Enable A/D conversion start on matching of the	Enable A/D conversion start request on matching of th     A/D trigger request output     Initial value of A/D conversion start request cycle set regis     Initial value of cycle set buffer register A     Link with TGIA3 interrupt skipping     Link with TCIV4 interrupt skipping     Dink with TCIV4 interrupt skipping     Tenable A/D conversion start request on matching of th	e counter and cycle set register A va On matching of both count ter A 18000 Set MTU 18000 TADCOBRA initial value e counter and cycle set register B va On matching of both count	A/D trigger output on matching during MTU4.TCNT up-counting alue			
on matching of the MTU4.TCNT and MTU4.TADCORA cycle setting register A value Enable A/D conversion start on matching of the MTU4.TCNT and MTU4.TADCORB cycle	Enable A/D conversion start request on matching of th A/D trigger request output Initial value of A/D conversion start request cycle set regis Initial value of cycle set buffer register A Link with TGIA3 interrupt skipping Set MTU4. Enable A/D conversion start request on matching of th A/D trigger request output	e counter and cycle set register A va On matching of both count ter A 18000 Set MTU 18000 TADCOBRA initial valu e counter and cycle set register B va On matching of both count ter B 2000 Set MTU	alue 4.TADCORA initial value A/D trigger output on matching during MTU4.TCNT up-countin and down-counting ting up and down			
on matching of the MTU4.TCNT and MTU4.TADCORA cycle setting register A value Enable A/D conversion start on matching of the MTU4.TCNT and	Enable A/D conversion start request on matching of th A/D trigger request output Initial value of A/D conversion start request cycle set regis Initial value of cycle set buffer register A Link with TGIA3 interrupt skipping Set MTU4. Set MTU4. Initial value of A/D conversion start request on matching of th A/D trigger request output Initial value of A/D conversion start request or matching of th A/D trigger request output Initial value of A/D conversion start request cycle set regis Initial value of A/D conversion start request cycle set regis	e counter and cycle set register A va On matching of both count ter A 18000 Set MTU 18000 TADCOBRA initial valu e counter and cycle set register B va On matching of both count ter B 2000 Set MTU	Alue 4.TADCORA initial value A/D trigger output on matching during MTU4.TCNT up-counting alue ting up and down 4.TADCORB initial value			
on matching of the MTU4.TCNT and MTU4.TADCORA cycle setting register A value Enable A/D conversion start on matching of the MTU4.TCNT and MTU4.TADCORB cycle	Enable A/D conversion start request on matching of th A/D trigger request output Initial value of A/D conversion start request cycle set regis Initial value of cycle set buffer register A Link with TGIA3 interrupt skipping Enable A/D conversion start request on matching of th A/D trigger request output Initial value of A/D conversion start request cycle set regis Initial value of A/D conversion start request cycle set regis Initial value of A/D conversion start request cycle set regis Initial value of cycle set buffer register B Link with TGIA3 interrupt skipping	e counter and cycle set register A va On matching of both count ter A 18000 Set MTU 18000 TADCOBRA initial valu e counter and cycle set register B va On matching of both count ter B 2000 Set MTU	A/D trigger output on matching during MTU4.TCNT up-counting alue 4.TADCORB initial value 4.TADCORB initial value			
on matching of the MTU4.TCNT and MTU4.TADCORA cycle setting register A value Enable A/D conversion start on matching of the MTU4.TCNT and MTU4.TADCORB cycle	Enable A/D conversion start request on matching of th A/D trigger request output Initial value of A/D conversion start request cycle set regis Initial value of cycle set buffer register A Unk with TGIA3 interrupt skipping Set MTU4. Enable A/D conversion start request on matching of th A/D trigger request output Initial value of A/D conversion start request on matching of th A/D trigger request output Initial value of A/D conversion start request cycle set regis Initial value of A/D conversion start request cycle set regis Initial value of cycle set buffer register B Unk with TGIA3 interrupt skipping Ink with TGIV4 interrupt skipping A/D tonversion start request frame synchronization signal	e counter and cycle set register A va On matching of both count ter A 18000 Set MTU 18000 TADCOBRA initial value e counter and cycle set register B va On matching of both count ter B 2000 Set MTU 2000 Set MTU Set MTU Iransfers data at the crest of I setting	alue ting up and down 4.TADCORA initial value A/D trigger output on matching during MTU4.TCNT up-counting alue alue 4.TADCORB initial value 4.TADCOBRB initial value f the count			
MTU4.TCNT and MTU4.TADCORA cycle setting register A value Enable A/D conversion start on matching of the MTU4.TCNT and MTU4.TADCORB cycle	Enable A/D conversion start request on matching of th A/D trigger request output Initial value of A/D conversion start request cycle set regis Initial value of cycle set buffer register A Unk with TGIA3 interrupt skipping Set MTU4. Enable A/D conversion start request on matching of th A/D trigger request output Initial value of A/D conversion start request on matching of th A/D trigger request output Initial value of A/D conversion start request cycle set regis Initial value of cycle set buffer register B Unk with TGIA3 interrupt skipping Unk with TGIA3 interrupt skipping Transfer data from the cycle set buffer register A/D conversion start request frame synchronization signal	e counter and cycle set register A va On matching of both count ter A 18000 Set MTU 18000 TADCOBRA initial value e counter and cycle set register B va On matching of both count ter B 2000 Set MTU 2000 Set MTU Transfers data at the crest o	alue ting up and down 4.TADCORA initial value 4.TADCORA initial value during MTU4.TCNT up-counting alue ting up and down 4.TADCORB initial value 4.TADCOBRB initial value 4.TADCOBRB initial value 4.TADCOBRB initial value			

Figure 3.15 MTU3, MTU4 Settings (2/2)



#### Table 3.7 Adding Components (S12AD)

Item	Description
Component	Single-scan mode S12AD
Configuration name	Config_S12AD0
Resource	S12AD0

type filter text	Analog input mode setting     Analog input cha		annel = AN000	
<ul> <li>Generic         <ul> <li>r_bsp</li> <li>Drivers</li> <li>A/D Converter</li> <li>Config S12AD0</li> </ul> </li> </ul>	Double trigger mod Analog input channel AN000 AN Conversion start trigge	N001 AN002 AN00	TONT and h	pare match between TADCORA and etween TADCORB and TCNT] as the start trigger source
	Start trigger source Interrupt setting Enable AD conversion	Compare match between TADCOP on end interrupt (S12ADI) Priority	A and TCNT, and between	in TADCORB and TCNT in MTU4 (interrupt skipping 2 used) $\sim$

Figure 3.16 S12AD0 Settings



#### 3.3.4 Flowchart

The following flowchart shows the main function processing added after code generation by the Smart Configurator.

In the main function, count start function R\_Config\_MTU3\_MTU4\_Start is read and counting is started.



Figure 3.17 main Function



# 3.3.5 Related Operation

#### 3.3.5.1 A/D Conversion Start Request Delaying Function Linked with Interrupt Skipping Function 2 in Mode Other Than Complementary PWM Mode

The Smart Configurator environment in Version 2022-10 of e<sup>2</sup> studio does not support the A/D conversion request delaying function linked with skipping function 2 in PWM mode 1, normal mode, and reset-synchronized PWM mode.

To use the A/D conversion request delaying function in conjunction with skipping function 2 in PWM mode 1 or normal mode, add the TITMRA and TITCR2A register settings to the user initialization function R\_Config\_MTU3\_MTU4\_Create\_UserInit (R\_Config\_MTU6\_MTU7\_Create\_UserInit) after code generation by the Smart Configurator.

The following are examples of TITMRA and TITCR2A register settings.

 Register settings of skipping function 2: enabled, and skipping count: 4 (counted once every 5 times) MTU.TITMRA.BIT.TITM = 1U;

MTU.TITCR2A.BYTE = \_04\_MTU\_TRGCOR\_4\_7\_SKIP\_COUNT\_4;

To use the A/D conversion request delaying function in conjunction with skipping function 2 in resetsynchronized PWM mode, use the normal mode component in the Smart Configurator, generate code, and add register settings to the user initialization function as described above. For details on how to output waveforms in reset-synchronized PWM mode using normal mode components, refer to section 3.8, Reset-Synchronized PWM Mode in Application Note: RX Family PWM Output Methods Using MTU3/GPTW.



# 3.3.6 Usage Notes

# 3.3.6.1 TADCORA and TADCORB Register Settings

Refer to section 1.3.2(2), Notes when using interrupt skipping function 2, in this application note.



### 4. GPTW Sample Codes

#### 4.1 Common

#### 4.1.1 Sample Code List

This application note provides the following sample codes created with the Smart Configurator.

Sample codes can be downloaded from the Renesas Electronics website.

#### Table 4.1 GPTW Sample Code List

Name	Description	Ref.
A/D Conversion Start Request Function Linked with the Interrupt Skipping Function by the GTITC Register	<ul><li>Triangle-wave PWM mode 1</li><li>Single buffer</li></ul>	4.2
r01an6643_rx66t_gptw_ad_delay_1.zip		
A/D Conversion Start Request Function Linked with the Extended Interrupt Skipping Function r01an6643_rx66t_gptw_ad_delay_2.zip	<ul><li>Triangle-wave PWM mode 1</li><li>Single buffer</li></ul>	4.3



#### 4.1.2 Folder Structure

The main folder structure of a sample code is as follows.



Figure 4.1 GPTW Folder Structure



# 4.1.3 File Structure

The main file structure of a sample code is as follows.

File Name	Description					
[Project name].c	main Function					
	This is the main function.					
	The Smart Configurator generates an empty function. The necessary processing for each sample code is described here.					
Config_GPTn.c*1	R_Config_GPTn_Create function					
	This is the GPTW's initialization function.					
	The initialization function based on the settings in the Smart Configurator is generated by the Smart Configurator.					
	The call for this function is generated by the Smart Configurator. This function is called in the R_SystemInit function executed before the main function.					
	R_Config_GPTn_Start function					
	This is the GPTW's count start function.					
	This function is generated by the Smart Configurator.					
	In the sample codes, this function is called from the main function.					
	R_Config_GPTn_Stop function					
	This is the GPTW's count stop function.					
	This function is generated by the Smart Configurator.					
	This function is not used in the sample codes.					
Config_GPTn_user.c*1	r Config GPTn Create UserInit function					
	This is the GPTW's user initialization function.					
	The Smart Configurator generates an empty function. The necessary processing for each sample code is described here.					
	This is the last function to be called in the R_Config_GPTn_Create function generated by the Smart Configurator.					
	r_Config_GPTn_[interrupt name]_interrupt function					
	This is the interrupt handler function.					
	The Smart Configurator generates an empty function. The necessary processing for each sample code is described here.					
Config_GPTn.h*1	This is the header file that defines GPTW related functions.					
	This file is included in the r_smc_entry.h file generated by the Smart					
	Configurator.					
	To use GPTW related functions, make sure that you include the r_smc_entry.h					
Note: 1. n indicates a ch	file.					

Note: 1. n indicates a channel number.



# 4.1.4 Adding Components

The sample code uses the Smart Configurator to add the GPTW as described below.

Item	Description
Component	General PWM timer ((1) in the figure below)
Configuration name	Sample codes use the default setting name.
Operation	Refer to the section for each sample code ((2) in the figure below).
Resource	Refer to the section for each sample code ((3) in the figure below).

#### Table 4.3 Adding Components



	Component					×
Software	Componer	t Selection				
Select cor	nponent from	those available in	n list			
Category	All					~
Function	All					~
Filter						
Compor	onto		Short Name	Туре	Version	^
	Link Controller		Short Name	Code Generator	1.7.0	
<u></u>	I PWM Timer			Code Generator	1.5.2	ר
	Scan Mode S	12AD	1	Code Generator	1.10.0	
#12C Ma	ster Mode			Code Consister	1 10 0	~
Show	only latest ver	sion		(1) Select General PW	/I I imer	
Hide it	ems that have	duplicated functi	ionality			
Descriptio						
This soft	ware compon	ent provides conf	igurations for Gener	al PWM Timer.		^
						~
?		< Back	Next >	Finish	Cancel	
e New (	Component					×
		ion for selected	d component			×
		ion for selected	d component			×
Add new	r <b>configurat</b> PWM Timer		d component			× #
Add new	r <b>configurat</b> PWM Timer	ion for selected	d component			×
Add new	e configurat PWM Timer ation name:					×
Add new General Configur Work mo	PWM Timer ation name:	Config_GPT0 Saw-wave PWM				#
Add new General Configu	PWM Timer ation name:	Config_GPT0				+
Add new General Configur Work mo	PWM Timer ation name:	Config_GPT0 Saw-wave PWM		(2) Differs for each s		
Add new General Configu Work mo	PWM Timer ation name:	Config_GPT0 Saw-wave PWM GPT0		(2) Differs for each s mple code		+

Figure 4.2 Adding Components



# 4.1.5 Pin Settings

Figure 4.3 shows an example of pin settings using the Smart Configurator.

Configure the pins after setting the GPTW. For GPTW settings, refer to "Smart Configurator Settings" for each sample code.

Pin settings are carried out in the R\_Config\_GPTn\_Create function generated by the Smart Configurator.

	🕀 🖯 🖓 💑 Pin F	unction				5	
lype filter text	type	e filter text (* = an	y string, ? = any charac	cter)	A		~
Interrupt controller unit	t ^ Ena	bled Function	Assignment		Pin Number	Directi	Remarks
<ul> <li>Multi-function timer pu</li> </ul>	Ilse unit	GTIOC0A	PD2/TRCLK/A7/GT	IOC2B/GTIOC0A/GTIOC	/ 23	IO	
MTU0		GTIOC0A#	Not assigned		Not assigned	None	
MTU1		GTIOCOB	Not assigned		Not assigned	None	
MTU2		GTIOC0B#	Not assigned		Not assigned	None	
MTU3							
MTU4				Click Assignm	nent to displa	v availa	able
MTU5				pins, then se			
MTU6						.0 00 uc	,ou
MTU7							
MTU9							
🖌 💁 General PWM timer							
C GPT0							
GPT1							
GPT2							
GPT3 Select	the channel us	sed by the GF	т				
GPT4		-					
GPT5							
GPT6							
GPT7							
GPT8							
	~ S	elect Pins tab					
GPT9							

Figure 4.3 Pin Settings



#### 4.1.6 Interrupt Settings

Figure 4.4 shows an example of interrupt settings using the Smart Configurator. For details on software configurable interrupt A, refer to section 14.4.5.1, Software Configurable Interrupt A, in the RX66T Group User's Manual: Hardware.

Configure interrupts after configuring the GPTW settings. For GPTW settings, refer to "Smart Configurator Settings" for each sample code.

Interrupt settings can be configured in the R\_Config\_GPTn\_Create function, R\_Config\_GPTn\_Start function, and R\_Config\_GPTn\_Stop function, all of which are generated by the Smart Configurator.

The interrupt handler function is created with the name r\_Config\_GPTn\_[interrupt name]\_interrupt in the Config\_GPTn\_user.c file generated by the Smart Configurator.



Figure 4.4 Interrupt Settings

Only GTCIE0, GTCIF0, and GDTE0 are selected for GPTW interrupts by default in the Interrupts tab of the Smart Configurator. To use interrupts configured in the Components tab, the interrupts must be selected in the Interrupts tab. The following shows the status and error message when a selection is missing.

Up	Type filter text					
Down	Vector Number 185	Interrupt CMPC5	Peripheral CMPC5	Priority Level 15	Status	Fast Interrupt
	208	INTA208 (GTCIA0)	GPTW0	Level 15		
	209	INTA209 (GTCIV0)	GPTW0	Level 15		
	210	INTA210 (TGIC0)	MTUO	Level 15		
	211	INTA211 (TGID0)	MTUO	Level 15		
	212	INTA212 (TCIV0)	MTU0	Interrupt "GTCIU0"	selection	
Overview Bo	ard Clocks System	Components Pins Inter	rupts	from Fig. 4.4 is r	nissing	
🚨 コンフィグレー	-ションチェック 🛙					
1 error, 0 war	nings, 0 others			Error mes	sage	
Description			^		Ţ	Туре

Figure 4.5 Interrupt Settings (Interrupt Selection Missing)



# 4.2 A/D Conversion Start Request Function Linked with the Interrupt Skipping Function by the GTITC Register

• Target sample code file name: r01an6643\_rx66t\_gptw\_ad\_delay\_1.zip

#### 4.2.1 Overview

This sample code performs the A/D conversion start request function in conjunction with the interrupt skipping function by the GTITC register of the GPTW.

In conjunction with the GTCNT underflow interrupt skipping function, the A/D conversion start request signals are generated to perform A/D conversion in S12AD0 through ELC event signals.

The following list provides the GPTW, S12AD, and ELC settings used in the sample code.

•	<ul> <li>GPTW0 (channel 0)</li> <li>Use triangle-wave PWM mode 1</li> <li>Timer counter clock = 160 MHz (PCLKC)</li> <li>Carrier period = 1 ms</li> <li>Use GTPR as the cycle setting register <ul> <li>Counts are up-counted from the initial value of 0</li> </ul> </li> <li>Use GTCCRA for compare matches of the duty cycle output</li> <li>Use the GTIOC0A pin as the PWM output pin</li> <li>High output when counting starts and stops</li> <li>Toggle output at GTCCRA compare match</li> <li>Retain output at cycle end</li> </ul> <li>Use GTCCRB for compare matches of the duty cycle output</li> <li>Use the GTIOC0B pin as the PWM output pin</li> <li>Low output when counting starts and stops</li> <li>Toggle output at GTCCRB compare match</li> <li>Retain output at cycle end</li> <li>Software source count start enabled</li> <li>Use automatic dead time generation</li> <li>Enable A/D conversion start request</li> <li>A/D conversion start request generated by compare matches between GTCNT and the GTADTRA register during GTCNT up-counting</li> <li>Select [GTADTRA compare match during up-counting] for A/D conversion start request signal monitor 0</li> <li>Use the GTCNT underflow interrupt skipping function</li> <li>Count troughs with the skipping count of 2</li> <li>Enable linked operation between A/D conversion start request signal generated by GTADTRA and the GTCIU0 interrupt skipping function</li>		Set in Smart Configurator. Refer to section 4.2.3 for details on the setting method.
	<ul> <li>S12AD0 (unit 0)</li> <li>Use single scan mode</li> <li>Start A/D conversion by A/D startup source 0 from ELC</li> <li>ELC</li> <li>Select GPT0 A/D conversion start request A for an event</li> <li>Select S12AD0 (ELCTRG00N) as the transmission destination resource</li> </ul>		





The structure of this sample code is shown below.





# 4.2.2 Operation Details

This section describes the operation of this sample code.

By setting the GTCNT underflow interrupt skipping count to 2, the A/D conversion start request is enabled during the period when the value of the ITCNT[2:0] bits is 0b ((a) in Figure 4.7), and the A/D conversion request signal generated during this period is valid. While the value of the ITCNT[2:0] bits is not 0b, GTCNT underflow interrupts are skipped and the A/D conversion start request is invalid (dotted line for GTADSM0 in Figure 4.7). A/D conversion start requests are generated by compare matches with GTADTRA during upcounting, and the ADSM0 pin goes high ((b) in Figure 4.7).

For debugging purposes, this sample code is set to toggle output on the P33 pin when an A/D conversion end interrupt occurs. If the P33 pin is not to be set to toggle output, change Config\_S12AD0\_user.c to the following settings.



#define PRV\_PORT\_OUTPUT\_ON (0)

Figure 4.7 Sample Code Operations (A/D Conversion Start Request by Compare Match with GTADTRA During Up-Counting, ITCNT: Counts Troughs with the Skipping Count of 2)



#### 4.2.3 Smart Configurator Settings

The sample code uses the Smart Configurator to add the GPTW, S12AD, and ELC as described below. For details on how to add components, refer to section 4.1.4, Adding Components.

Table 4.4	Adding	Components	(GPTW0)
-----------	--------	------------	---------

Item	Description
Component	General PWM timer
Configuration name	Config_GPT0
Work mode	Triangle-wave PWM mode 1
Resource	GPT0



Figure 4.8 GPT0 Settings (1/3)




Figure 4.9 GPT0 Settings (2/3)







#### Table 4.5 Adding Components (S12AD)

Item	Description
Component	Single-scan mode S12AD
Configuration name	Config_S12AD0
Resource	S12AD0

\$ <del>5</del>	- Basic setting	
ype filter text	Analog input mode setting Analog input channel = AN000	
<ul> <li>r_bsp</li> <li>Drivers</li> <li>Event link controller</li> <li>Config_ELC</li> <li>A/D Converter</li> </ul>	Analog input channel setting AN000 AN001 AN002 Conversion start trigger = A/D startup source 0 from I Conversion start trigger source A/D startup source 0 from ELC	ELC
Config_S12AD0 Config_S12AD0 Config_PORT	Interrupt setting	

Figure 4.11 S12AD0 Settings

## Table 4.6 Adding Components (ELC)

Item	Description
Component	Event Link Controller
Configuration name	Config_ELC
Resource	ELC

6 T	ELC setting Port group and single-port setting		Saladt S12AD0 (EL CT	
type filter text	[Note ] Only one type of event (SOURCE Event) can be connect	ted with one module (DESTINATION Res	Select S12AD0 (ELCT	RGUUN)
<ul> <li>Startup</li> <li>Generic</li> </ul>	SOURCE			DESTINATIO
<ul> <li>✓ Generic</li> <li>✓ Josp</li> <li>✓ Drivers</li> <li>✓ Event link controller</li> <li>✓ Config_ELC</li> <li>✓ A/D Converter</li> <li>✓ Config_S12AD0</li> </ul>	+/- Configuration Resource Event Config_GPT0 V GPT0 GPT0 A/D converter start reque GPT0 A/D converter start reque	Configuration Resourcest A V Config_S12AD0 V S12A	urce Operation AD0 (ELCTRG00N)	Priority
	Select Config_GPT0 Select GPT0 A/D conversion star request A	Select Confi	ig_S12AD0	

Figure 4.12 ELC Settings



#### 4.2.4 Flowchart

The following flowchart shows the main function processing added after code generation by the Smart Configurator.

In the main function, count start function R\_Config\_GPT0\_Start is read and counting is started.



Figure 4.13 main Function



## 4.2.5 Usage Notes

## 4.2.5.1 GTITC Register Settings

Refer to section 1.3.3(2), Notes when linking with the interrupt skipping function by using the GTITC register, in this application note.



# 4.3 A/D Conversion Start Request Function Linked with the Extended Interrupt Skipping Function

• Target sample code file name: r01an6643\_rx66t\_gptw\_ad\_delay\_2.zip

#### 4.3.1 Overview

This sample code performs the A/D conversion start request function in conjunction with the extended interrupt skipping function of the GPTW.

The A/D conversion start request signal is skipped by extended interrupt skipping counter 1, and a corresponding ELC event signal is sent to S12AD0 to perform A/D conversion. In addition, buffer transfer skipping of extended interrupt skipping counter 2 changes the GTADTRA register value and updates the A/D conversion start request timing.



#### RX Family Example of Using the A/D Conversion Start Request Delaying Function with MTU3/GPTW

The following list provides the GPTW, S12AD, and ELC settings used in the sample code.

The following list provides the GPTW, STZAD, and ELC settings used in the sample code.
<ul> <li>GPTW0 (channel 0)</li> <li>Use triangle-wave PWM mode 1</li> <li>Timer counter clock = 160 MHz (PCLKC)</li> <li>Carrier period = 1 ms</li> <li>Use GTPR as the cycle setting register</li> <li>Counts are up-counted from the initial value of 0</li> <li>Use GTCCRA for compare matches of the duty cycle output</li> <li>Use the GTIOC0A pin as the PWM output pin</li> <li>High output at GTCCRA compare matches</li> <li>Retain output at GTCCRA compare match</li> <li>Retain output at GTCCRA compare match</li> <li>Ise the GTIOC0B pin as the PWM output pin</li> <li>Low output when counting starts and stops</li> <li>Toggle output at GTCCRB compare match</li> <li>Retain output at cycle end</li> <li>Use automatic dead time generation</li> <li>Enable AD conversion start request</li> <li>AD conversion start request signal monitor 0</li> <li>Skipping counter 1 count crests with the skipping count of 2</li> <li>Skipping counter 1 count crests with the skipping count of 2</li> <li>Skipping counter 1 count crests with the skipping count of 3 Initial value: 0<sup>r1</sup></li> <li>Skip GTADTRA buffer transfers if skipping counter 2 is not 0<sup>*1</sup></li> <li>Note: 1. Set by the user initialization function R_Config_GPT0_Create_UserInit</li> <li>\$12AD0 (unit 0)</li> </ul>
— Use single scan mode

• ELC

resource

- Start A/D conversion by A/D startup source 0 from ELC

Select GPT0 A/D conversion start request A for an event
 Select S12AD0 (ELCTRG00N) as the transmission destination





The structure of this sample code is shown below.





#### 4.3.2 Operation Details

This section describes the operation of this sample code.

The extended interrupt skipping function skips A/D conversion start requests with skipping counter 1, and buffer transfers of A/D conversion start request timing register GTADTRA with skipping counter 2.

- Skipping counter 1: Used for skipping A/D conversion start requests
  - Setting: GTCNT overflows (crests) counted, skipping count: 2
  - Operation:

When the counter value is 0, GTADTRA interrupts are enabled ((a) in Figure 4.15), and when a GTADTRA compare match occurs, an A/D conversion start request is generated and the GTADSM0 pin changes ((b) in Figure 4.15).

• Skipping counter 2:

Used for buffer transfer skipping of A/D conversion start request timing register GTADTRA

— Setting: GTCNT underflows (troughs) counted, skipping count: 3, initial value: 0

— Operation:

When counter value is 0, buffer transfer is enabled ((c) in Figure 4.15), and buffer transfer is performed at troughs ((d) in Figure 4.15).

For debugging purposes, this sample code is set to toggle output on the P33 pin when an A/D conversion end interrupt occurs. If the P33 pin is not to be set to toggle output, change Config\_S12AD0\_user.c to the following settings.

#define PRV\_PORT\_OUTPUT\_ON (0)



Figure 4.15 Sample Code Operations (A/D Conversion Start Request by Compare Match with GTADTRA During Up-Counting, EITCNT1: Counts Crests with the Skipping Count of 2, EITCNT2: Counts Troughs with the Skipping Count of 3 with Its Initial Value as 0)



#### 4.3.3 Smart Configurator Settings

The sample code uses the Smart Configurator to add the GPTW, S12AD, and ELC as described below. For details on how to add components, refer to section 4.1.4, Adding Components.

Table 4.7	Adding	Components	(GPTW0)
-----------	--------	------------	---------

Item	Description
Component	General PWM timer
Configuration name	Config_GPT0
Work mode	Triangle-wave PWM mode 1
Resource	GPT0



Figure 4.16 GPT0 Settings (1/3)







counter 2 cannot be set to 0. Therefore, the GTADTRA buffer transfer settings using extended interrupt skipping counter 2 (troughs are counted, skipping count; 3, initial value; 0) and counter 2 are performed by the use

(troughs are counted, skipping count: 3, initial value: 0) and counter 2 are performed by the user initialization function R\_GPT0\_Create\_UserInit after code generation by the Smart Configurator. For details, see section 4.3.4, Flowchart.







Figure 4.18 GPT0 Settings (3/3)

#### Table 4.8 Adding Components (S12AD)

Item	Description
Component	Single-scan mode S12AD
Configuration name	Config_S12AD0
Resource	S12AD0

10 T	* Basic setting
ype filter text	Analog input mode setting
<ul> <li>Startup</li> <li>Generic</li> </ul>	Double trigger mode Analog input channel = AN000
<ul> <li>r_bsp</li> <li>Drivers</li> <li>Event link controller</li> <li>Config ELC</li> </ul>	Conversion start trigger = A/D startup source 0 from ELC
✓ ➢ A/D Converter	Start trigger source A/D Startup source 0 from ELC
Config_S12AD0	Interrupt setting

#### Figure 4.19 S12AD0 Settings

#### Table 4.9 Adding Components (ELC)

Item	Description
Component	Event Link Controller
Configuration name	Config_ELC
Resource	ELC



Figure 4.20 ELC Settings



#### 4.3.4 Flowcharts

The following flowchart shows the main function processing added after code generation by the Smart Configurator.

In the main function, count start function R\_Config\_GPT0\_Start is read and counting is started.



Figure 4.21 main Function

The user initialization function R\_Config\_GPT0\_Create\_UserInit, executed before the main function, sets the initial value of the buffer register GTADTBRA and the extended interrupt skipping counter function control registers GTEITC and GTEITLB.

In this sample code, extended interrupt skipping counter 2 is used with an initial value of 0, so code is not generated using the Smart Configurator. Instead, the count source and skipping count of counter 2 are set in the GTEITC register of this function ((a) in Figure 4.22), and the buffer transfer skipping function by using extended interrupt skipping counter 2 is set in the GTEITLB register ((b) in Figure 4.22).

This function is called in the R\_Config\_GPT0\_Create function.



Figure 4.22 User Initialization Function

### 4.3.5 Related Operation

#### 4.3.5.1 Setting the Initial Value of Extended Interrupt Skipping Counter 2 to 1 or More

When the initial value of extended interrupt skipping counter 2 is set to 1 to 15, code generation can be performed using the Smart Configurator.

Figure 4.23 shows the Smart Configurator settings when the initial value is set to 1 and Figure 4.24 shows the operation.

Select [Skip count of 1] for [Counter 2 initial skip count].

Extended interrupt skipping counter 1 count source	Skip crest	~	
Skip count	Skip count of 2	~	
Extended interrupt skipping counter 2 count source	Skip trough	Initial value of extended interment elvipping	
Skip count	Skip count of 3	Initial value of extended interrupt skipping counter 2 = 1	
Counter 2 initial skip count	Skip count of 1		
GTCCRA interrupt extended skipping function	No extended interrupt skippin	a 🗸 🗸	

Figure 4.23 GPTW0 Smart Configurator Settings

The operation with the initial value set to 1 differs from the operation with the initial value set to 0 in the sample code (Figure 4.15) in the value of extended interrupt skipping counter 2 before the GTCNT count starts ((a) in Figure 4.24) and the buffer transfer timing ((b) in Figure 4.24).



Figure 4.24 Extended Interrupt Skipping Counter 2 Operation with the Initial Value of 1



## 4.3.6 Usage Notes

## 4.3.6.1 GTEITLI2 Register Settings

Refer to section 1.3.4(4), Notes when using the extended interrupt skipping function, in this application note.



#### 5. How to Import the Project

The sample code is provided in the format of an  $e^2$  studio project. This chapter describes how to import a project into  $e^2$  studio and CS+. After the import is complete, confirm the build and debugger settings.

Also visit the following Renesas Electronics website:

https://www.renesas.com/software-tool/migration-e2studio-to-csplus

## 5.1 Importing with e<sup>2</sup> studio

When using the sample code in e<sup>2</sup> studio, import it into e<sup>2</sup> studio using the following steps.

(The actual screen may vary according to the version of e<sup>2</sup> studio you are using.)



Figure 5.1 How to Import a Project into e<sup>2</sup> studio



### 5.2 Importing with CS+

When using the sample code with CS+, import the code to CS+ using the following steps.

(The actual screen may vary according to the version of CS+ you are using.)



Figure 5.2 How to Import a Project into CS+



## 6. Reference Documents

- User's Manual: Hardware RX66T Group User's Manual: Hardware (R01UH0749) (Please obtain the latest version from the Renesas Electronics Corp. website.)
- Technical Updates/Technical News (Please obtain the latest version from the Renesas Electronics Corp. website.)
- User's Manual: Development Environment RX Family CC-RX Compiler User's Manual (R20UT3248) (Please obtain the latest version from the Renesas Electronics Corp. website.)
- User's Manual: Development Environment RX66T Group Renesas Starter Kit User's Manual (R20UT4150) (Please obtain the latest version from the Renesas Electronics Corp. website.)
- Application Note RX Family PWM Output Methods Using MTU3/GPTW (R01AN5995) (Please obtain the latest version from the Renesas Electronics Corp. website.)



## **Revision History**

		Description	
Rev.	Date	Page	Summary
1.00	Dec. 27, 2022	—	First edition issued



## General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

#### 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
   Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## **Contact information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <a href="http://www.renesas.com/contact/">www.renesas.com/contact/</a>.