Introduction

The network requirements of many countries require that an analog subscriber line circuit terminate the subscriber line with an impedance for voiceband frequencies which is complex, rather than 600Ω. This requires that the physical resistance that is situated between the SLIC and the subscriber line, comprised of protection and/or sensing resistors, and the output resistance of the SLIC itself, be adapted to present an impedance to the subscriber line that varies with frequency. This is accomplished using feedback around the SLIC circuitry itself and the purpose of this application note is to show a means of accomplishing this task for the HC5503PRC, low cost SLIC for long loops with the minimum amount of added circuitry.

The solution will accomplish the following:

- 2-wire complex impedance matching

- Flat gain versus frequency in both transmit and receive direction in the presence of a frequency dependent (complex) load

- Flexibility to accommodate other values of protection and feed resistors

- User selectable transmit and receive gains.

Impedance Matching

Impedance matching of the HC5503PRC to the subscriber load is important for optimization of 2-wire return loss, which in turn cuts down on echoes in the end to end voice communication path. It is also important for maintaining voice signal levels on long loops. Consider the equivalent circuit shown in Figure 1.


FIGURE 1. IMPEDANCE MATCHING BLOCK DIAGRAM

The circuitry inside the dotted box is representative of the SLIC feed and transmit amplifiers, that pass the voice signals in the receive and transmit directions respectively. Without the feedback block f(Z0), the signal on the subscriber loop, V2W, would see a source or termination resistance of $2*R_P + 2*R_S$, as the feed amplifiers present a very low output impedance to the subscriber line. The desired source and termination impedance at V2W is Z0 as shown in the diagram. The purpose of the feedback block f(Z0) is to measure the loop current IL that flows due to the signal source V_S, and operate on it such that the $2*R_P + 2*R_S$ turns into a source and termination impedance of Z0.

This section therefore will develop an expression for V_A/V_{TX}, which is equivalent to f(Z0).

$$V_{TX} = 2 \times (2 \times R_S) \times I_L \qquad \text{(EQ. 1)}$$

Where:

$$I_L = \frac{V_{TR}}{(Z0 - 2 \times R_P - 2 \times R_S)} \qquad \text{(EQ. 2)}$$

a matching substituting for IL in (Equation 1)

$$V_{TX} = \frac{2 \times (2 \times R_S) \times V_{TR}}{(Z0 - 2 \times R_P - 2 \times R_S)} \qquad \text{(EQ. 3)}$$

Set inside SLIC

$$V_{TR} = 2 \times V_A \qquad \text{(EQ. 4)}$$

therefore,

$$V_{TX} = \frac{2 \times (2 \times R_S) \times 2 \times V_A}{(Z0 - 2 \times R_P - 2 \times R_S)} \qquad \text{(EQ. 5)}$$

$$f(Z0) = \frac{V_A}{V_{TX}} = \frac{1}{2} \times \frac{(Z0 - 2 \times R_P - 2 \times R_S)}{4 \times R_S} \qquad \text{(EQ. 6)}$$

$$f(Z0) = \frac{1}{2}\left[\frac{Z0}{4 \times R_S} - \frac{2 \times (R_P + R_S)}{4 \times R_S} \right] \qquad \text{(EQ. 7)}$$

Note: In equation 6 above it would seem logical to simplify the numerator by trying to combine Z0 and the two subsequent terms together. In practice however, the network Z0 cannot easily have $2*R_P$ and $2*R_S$ subtracted from it since the sum of these resistors is often larger than the value of the series resistance of the complex Z0 network. Also, as will be seen, there is a need to identify a separate term ($Z0/4*R_S$) for equalization in the transmit path without adding more reactive components to the application circuit.

Note also that the form of the solution for impedance matching can be deduced from the terms in equation 7.

1st term: $Z0/4*R_S$ requires gain and has no phase inversion. The V_{TX} signal therefore needs to pass through 2 inversions.

2nd term: This term will be ≤ 1.0 but needs to be operated on by the $1/2$ outside the parentheses, resulting in attenuation with phase inversion. This requires an op amp stage.

FIGURE 2. IMPEDANCE MATCHING

Receive Gain G(4-2)

See Figure 3.

Around SLIC op amp:

$$V_A = \frac{-(V_{TX} - V_{RX})}{8R} \times 3R - \frac{(0 - V_{RX})}{2R} \times R \qquad \text{(EQ. 8)}$$

Note that the term 0 above results from the fact that this signal is cancelled by the echo cancellation circuitry connected from V_{FRO} to the V_{FXI}- input of the Combo transmit op amp. (See later.) Also, to simplify the equations, some specific values have been selected for R_P (50) and R_S (100), such that the term $(4 * R_S)/(R_P + R_S)$ simplifies to 8/3,

$$V_A = \frac{-1}{8} \times (3V_{TX} - 3V_{RX} - 4V_{RX}) \qquad \text{(EQ. 9)}$$

$$V_A = \frac{-1}{8} \times (3V_{TX} - 7V_{RX}) \qquad \text{(EQ. 10)}$$

but

$$V_{TX} = -400 \times \frac{V2w}{Z_L} \qquad \text{(EQ. 11)}$$

So substituting for V_{TX} in (Equation 10):

$$V_A = \frac{1}{8} \times \frac{(1200 \times V2w + 7V_{RX} \times Z_L)}{Z_L} \qquad \text{(EQ. 12)}$$

To express V_A in terms of V2w:

$$V_{TR} = V2w \times \frac{(Z_L + 300)}{Z_L} \qquad \text{(EQ. 13)}$$

and $V_A = V_{TR}/2$, so

$$V_A = \frac{V2w}{2} \times \frac{(Z_L + 300)}{Z_L} \qquad \text{(EQ. 14)}$$

Equating expressions for V_A; (Equation 12) and (Equation 14).

$$\frac{V2w}{2} \times \frac{(Z_L + 300)}{Z_L} = \frac{1}{8} \times \frac{(1200 \times V2w + 7V_{RX} \times Z_L)}{Z_L} \qquad \text{(EQ. 15)}$$

$$V2w \times \left(\frac{(Z_L + 300)}{Z_L} - \frac{300}{Z_L} \right) = \frac{7}{4} \times V_{RX} \qquad \text{(EQ. 16)}$$

V2w/V_{RX} = 7/4 and this would normally be preceded by an attenuator to adjust it to a gain of 1.0dB or 0dB (See Figure 6). Note that G(4-2) is not a function of Z_L, and therefore is flat over frequency.

Transmit Gain G(2-4)

See Figure 4.

From (Equation 11):

$$V_{TX} = \frac{2 \times 2 \times R_S}{Z_L} \times V2W \qquad \text{(EQ. 17)}$$

Note that the sign is now changed from $-V_E$ to $+V_E$ compared to the expression for V_{TX} derived in the G(4-2) derivation. A V_{TX} signal that is in fact a transhybrid signal, i.e., is derived from a source on the V_{RX} input to the circuit, undergoes inversion through the SLIC. A V_{TX} signal that results from a source on the 2-wire loop does not undergo inversion through the SLIC. This can be deduced from the direction of I_L, the signal current in the 2-wire loop in Figure 4.

The output of the Combo transmit op amp GSX is as follows:

$$GSX = -k \times \frac{Z0 \times V_{TX}}{4 \times R_S} \qquad \text{(EQ. 18)}$$

FIGURE 3. RECEIVE GAIN G(4-2)

Substituting for V_{TX}

$$GSX = \frac{-k \times Z0 \times 4 \times Rs}{4 \times Rs \times Z_L} \qquad \text{(EQ. 19)}$$

$GSX = -k \times Z0/Z_L$. If Z0 is made equal to Z_L as it would be for correct impedance matching, then the transmit gain or G(2-4) can be altered by adjusting the factor k associated with the input resistor 4 x R_S.

Transhybrid or Echo Cancellation G(4-4)

See Figure 5.

Since it was established earlier, that the signals V_{RX} and V_{TX} of the application circuit are of opposite phase, if they are summed together in the correct magnitudes at the input to the Combo transmit op amp, they will cancel at the output GSX, and this is necessary for hybrid or echo cancellation.

Assuming that the circuit has been set up so that the SLIC matches the load impedance and that both G(4-2) and G(2-4) are adjusted to be 1.0 and flat over frequency as derived above, then the gain from V_{FRO} to GSX is +1.0 or 0dB, as the V_{FRO} signal goes through 2 inversions to GSX.

In order to achieve echo cancellation therefore, V_{FRO} must be added to the V_{TX} signal at the input to the Combo transmit op amp such that the gain from V_{FRO} to GSX is 0.

Since the gain before echo cancellation is -1.0, V_{FRO} must be summed in with a gain of -1.0, and this can be done by using an input resistor equal to the feedback resistor Z0.The general solution is shown in Figure 5 with an input resistor Z_L, to match the load impedance value.

This then gives the general line circuit solution using the Intersil HC5503PRC SLIC and the NeWave NW1034 Quad CODEC devices. This is shown in Figure 6.

Specific Implementation for China

The design criteria for a China specific solution are as follows:

- Desired line circuit impedance is 200 + 680//0.1μF.
- Receive gain is -3.5dB.
- Transmit gain is 0dB.
- 0dBm across the 2W load is defined as 1mW into the complex impedance at 1020Hz.
- $R_P = 50$, $R_S = 100$

Impedance Matching

There is a one to one relationship between the SLIC impedance setting components and the impedance it should present to the 2w loop. The network most responsible for this matching, is the Z0 network in the feedback circuit of the Combo transmit op amp. It is usual to scale this network up by a factor so that the load on the CMOS op amp does not lead to distortion and possible instability effects. In this example the scaling factor will be chosen to be 100.

200 + 680//0.1μF becomes 20K + 68K1//1μF.

The other components tied to impedance matching are around the SLIC op amp. These three components are all factors or R and so R can be a common scaling factor for these components. In this example we chose to make R = 100K. 2R becomes therefore 200K and the expression:

$$\frac{R \times (4R_S)}{R_P + R_S} \qquad \text{(EQ. 20)}$$

becomes 267kΩ.

FIGURE 4. TRANSMIT GAIN G(2-4)

FIGURE 5. ECHO CANCELLATION G(4-4)

These component values however are not the final values because they have to be altered to account for the difference between 0dBm on the 2w load and the 0dBm reference level of the Combo.

Transmit Half Path Gain

0dBm (complex load) = 0dBm (600) + 1.4dB at 1020Hz reference frequency.

So to ensure that a 0dBm signal on the 2w loop is represented by the digital milliwatt on the PCM backplane or DX output of the Combo, a -1.4dB correction needs to be added to the transmit half path gain.

-1.4dB is a ratio of 0.85 or 1/1.175.

The most convenient place to make this adjustment is on the input resistor to the combo transmit op amp. So that 40K becomes 47k5.

Since this component change also affects the loop gain of the feedback circuit that accomplishes impedance matching, this component change must be compensated for elsewhere in the circuit. The most obvious component to adjust is the 200K resistor that was calculated in the previous section. This must be adjusted in the opposite direction by the same factor. So 200K becomes 169K.

Receive Half Path Gain

We already know from the prior analysis of the receive path transfer function that G(4-2) is 7/4 or +4.86dB but the desired G(4-2) is;

-3.5dB + 1.4dB to convert 0dBm (600) into 0dBm (complex load) = -2.1dB.

The gain without adjustment is +4.86dB.

The required adjustment is therefore (2.1 - 4.86)dB which is a ratio of 0.448 or approximately 9/20 which can be implemented with a potential divider of 90k1 and 110K resistors or, since the input to the SLIC op amp is very high in the non-inverting configuration, a 182K and 221K resistor divider.

Transhybrid or Echo Cancellation

Referring to Figure 6, the only component involved in the echo cancellation function is the network shown as Z_L, one of the input resistors to the Combo transmit op amp.

Having calculated the half path gains, the transhybrid gain from V_{FRO} to GSX is now known.

G(4-4) = (-3.5 + 1.4 - 1.4 + 0)dB,

G(4-4) = -3.5dB.

Since the gain from V_{FRO} to GSX is $Z0/Z_L$, and it should be flat over frequency as V_{FRO} is, then Z_L has to be the same network as Z0. This then has to be scaled to give the -3.5dB loss from V_{FRO} to GSX, such that the transhybrid signal is cancelled at the output GSX of the combo transmit op amp.

-3.5dB is a ratio of 0.668 or 2/3.

Since Z0 was originally scaled by a factor of 100, we need to scale Z_L by a factor of 150.

So 200 + 680//0.1μF becomes 300K + 102k//0.67μF or the closest values. In practice this is the last adjustment to be made to the line circuit after all the other standard component values have been chosen. The transhybrid gain or G(4-4) should then be measured and the Z_L network adjusted for optimum cancellation. The values calculated here represent a good starting point.

Considerations for Single Supply Combos

The NeWave NW1034 is a single supply Combo and has DC present on the V_{FRO}, GSX and V_{FRI}- terminals. The HC5503PRC is also a single 5V supply device and has DC present on the RX and TX terminals. It is very important to ensure that a direct connection is not present between the SLIC and the Combo, otherwise latch-up of the Combo may occur during circuit operation.

The DC blocking capacitors in Figure 6 are designed to block the DC from the SLIC and the Combo, but still allows a DC signal to be present at the input and output of the SLIC op amp. This was done to allow a reduction in component count. Since there are likely to be other circuit designs that have different component values in the application circuit, the following analysis of the DC levels in the circuit will show whether signal clipping is likely to occur.

The DC voltage at the non-inverting terminal of the SLIC op amp is determined by V_{FRO} which is about 2.5VDC. This voltage is;

$$\frac{2.5 \times 182K}{403K} = 1.129V \tag{EQ. 21}$$

which also appears at the inverting terminal.

The only other contributor to the DC circuit conditions is GSX, which also sits at near +2.5V. The DC voltage at the output lead of the SLIC op amp is;

$$\frac{-(2.5 - 1.129) \times 100K}{169K} = 0.81VDC \tag{EQ. 22}$$

To calculate the maximum positive signal swing on the input or output of the SLIC op amp we have to add the voice signal to the DC signal.

Assuming that the maximum signal out of the Combo without distortion is 0dBm0, and knowing that the potential divider drops this signal in the receive path by a factor of 0.45, the voice signal swing at this input is;

1.129 + 0.775 x 1.414 x 0.45 = 1.62V_{PEAK}.

Assuming again that the maximum signal delivered by the combo to the 2w loop without distortion is 0dBm (complex) or 0dBm(600) + 1.4dB, then the maximum voice signal swing on the SLIC op amp output is calculated as follows;

From before:

$$V_A = 0.5 \times V2w \times \frac{(Z_L + 300)}{Z_L} \tag{EQ. 23}$$

where Z_L is complex.

This simplifies to:

$$V_A = 0.5 \times 0.775 \times 1.414 \times \frac{(600 + 300)}{600} + 1.4dB \tag{EQ. 24}$$

V_A = 0.82 + 1.4dB,

V_A = 0.82 x 1.17,

V_A = 0.96V_{PEAK}.

The peak signal swing on the output lead of the SLIC op amp is therefore this voice signal added to the DC already present.

V_A = +/-0.96V_{PEAK} - 1.81VDC,

V_A = +0.15V_{PEAK}/-1.62V_{PEAK}.

These signal swings are well within capabilities of this op amp.

For reference, a circuit designed for -7.0dB receive gain would only increase the negative signal swing on the output lead by 0.2V_{PEAK} to -1.84V_{PEAK}, while the +IN lead would sit even closer to ground.

FIGURE 6. GENERIC LINE CIRCUIT SOLUTION

FIGURE 7. LINE CIRCUIT DESIGN FOR CHINA NATIONAL NETWORK

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

   "Standard":   Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

   Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note 1)   "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note 2)   "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

RENESAS

Renesas Electronics Corporation

http://www.renesas.com

SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc.
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.
Tel: +1-408-432-8888, Fax: +1-408-434-5351

Renesas Electronics Canada Limited
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India
Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd.
17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5338

Colophon 7.0