

Offset and Gain Trim with AnalogPAK SLG47003V

Contents

1. References.....	1
2. Terms and Definitions	1
3. Introduction	2
4. Design operation	3
5. Conclusion	5
6. Revision History	6

1. References

For related documents and software, please visit:

[AnalogPAK™ | Renesas](#)

Download our free GreenPAK Designer software [1] to open the .gp files [2] and view the proposed circuit design. Use the GreenPAK development tools [3] to freeze the design into your own customized IC in a matter of minutes. Find out more in a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the GreenPAK IC.

- [1] [GreenPAK Designer Software](#), Software Download and User Guide, Renesas Electronics
- [2] [AN-CM-385 Offset and gain trim with AnalogPAK](#), Design File, Renesas Electronics
- [3] [GreenPAK Development Tools](#), GreenPAK Development Tools Webpage, Renesas Electronics
- [4] [GreenPAK Application Notes](#), GreenPAK Application Notes Webpage, Renesas Electronics
- [5] SLG47003V Datasheet

Author: Rostyslav Marushchak

2. Terms and Definitions

I ² C	Inter-integrated circuit (bus)
LED	Light-emitting diode
MS ACMP	Multichannel Sampling Analog Comparator
MF	Multi-Function Macrocell
OpAmp	Operational Amplifier
PCB	Printed circuit board
Vref	Voltage reference

3. Introduction

This AnalogPAK design demonstrates the concept of offset and gain tuning for various analog circuits with the AnalogPAK. The main task of this application note is to demonstrate the basic concepts of analog technology, notably Offset and Gain and their correct application.

The purpose of this design (Figure 1) is to apply gain trim and offset to the input sinusoidal signal by changing the resistance of the rheostats RH0 and RH1 so that it does not go beyond the limits defined by the MS-ACMP. The condition of the output signal is displayed using red and green LEDs (Figure 2).




Figure 1. Offset and gain trim design block diagram




Figure 2. MS ACMP thresholds

4. Design operation

Conventionally, this design can be divided into the following functional parts (Figure 1 and Figure 3):

- **Signal processing channel:**

Includes a voltage follower with OpAmp1 that operates as a buffer for the resistive divider R-RH1 to offset compensation trimming, and for operational amplifier OpAmp0 with rheostat RH0 for inverting input for gain trimming.

- **Devices and macrocells for adjusting the gain and offset:**

Includes an Encoder with a button, and encoding logic with the multifunctional macrocells MF1 through MF4. Also, includes set of logic elements for mode switching and trimming Gain and Offset.

- **Visualization devices and macrocells:**

To visualize the Gain and Offset trimming process, an MS-ACMP is used as a multi-channel comparator in Range mode with five threshold voltages. In Range mode, one analog input is compared with a maximum of six thresholds and the result is latched at the output of each activated channel by the pulse(s) at the CLK input. At the same time each output of the MS-ACMP turns on the corresponding LED (D3 - D7) (Figure 1 - Figure 3). The Encoder's button and the Gain/Offset trim "ON" LED are used to switch from Gain trim to Offset trim and back.




Figure 3. Offset and gain trim typical application circuit

After turning on the power supply by turning the encoder clockwise/counterclockwise, and switching between Gain and Offset trim modes with the encoder button, the OpAmp0 output signal needs to be adjusted so that all the green LEDs light up (Figure 3). This indicates that the output sine wave is within the specified limits as shown in Figure 2.




Figure 4. Initial design condition

In the initial state after turning on, Offset compensation voltage is 0 V and OpAmp1 gain is 2, as shown in Figure 4 where CH1 is the input sinewave with offset 1 V and CH2 is the output signal.




Figure 5. Design condition after Gain timing

As shown in Figure 5, when the gain of OpAmp0 is increased, the initial offset of the input signal also increases, which must then be reduced by switching to the offset trimming mode and increasing the offset compensation voltage using the encoder (Figure 6).




Figure 6. Design condition after Offset compensation trimming (in range)

5. Conclusion

As described in this Application Note, thanks to the convenient control and visualization features of the Go Configure Software Hub, the presented design is perfectly suitable for studying and mastering the basics and principles of analog logic using Renesas' AnalogPAK.

6. Revision History

Revision	Date	Description
1.00	September 10, 2024	Initial release

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.