

Application Note

DA9292-APOVx Variant Overview

AN-PM-188

Abstract

This application note describes all the register default settings of the DA9292-APOVx variant.

DA9292-APOVx Variant Overview

Contents

Abstract 1

Contents 2

Tables 2

1 Terms and Definitions..... 3

2 References 3

3 Variant Table and Ordering Information 4

4 DA9292-APOVx Detailed Description - Production Release..... 5

 4.1 CONF = GND (1CH4PH) 5

 4.2 CONF = AVDD (2CH2PH) 6

 4.3 CONF = HiZ (2CH2PH)..... 7

5 DA9292-APOVx Variant Overview 8

Revision History 9

Tables

Table 1: Variant Table 4

Table 2: Register Settings DA9292-APOVx Variant - CONF = GND (1CH4PH) 5

Table 3: Register Settings DA9292-APOVx Variant - CONF = AVDD (2CH2PH) 6

Table 4: Register Settings DA9292-APOVx Variant - CONF = HiZ (2CH2PH)..... 7

Table 5: OTP Variant Overview..... 8

DA9292-APOVx Variant Overview

1 Terms and Definitions

CH	Channel
DVC	Dynamic voltage control
OTP	One Time Programmable
WLCSP	Wafer Level Chip Scale Package

2 References

[1] DA9292_Datasheet, Renesas Electronics.

Note 1 References are for the latest published version, unless otherwise indicated.

3 Variant Table and Ordering Information

Table 1: Variant Table

Part Number	Package	Size (mm)	Shipment Form	Pack Quantity
DA9292-APOV2	WLCSP 54L	2.48 x 3.68 x 0.4 mm pitch	Tape and Reel	10000
DA9292-APOVC				1000

4 DA9292-APOVx Detailed Description - Production Release

4.1 CONF = GND (1CH4PH)

Key settings:

- 1CH4PH operation
- VCH1_LO = VCH1_HI = 0.815 V
- CH1 is OFF by default, CH1_EN function enabled (EN1_PD enabled)
- CH1 operates in AUTO mode, 3 MHz
- I²C standard speed. I²C slave address = 0x69 (7-bit) / 0xD2 (8-bit)

Table 2: Register Settings DA9292-APOVx Variant - CONF = GND (1CH4PH)

Register Address	Function	Default Value	Description
0x04	PMC_MASK_00	0xFF	IRQ events masked
0x05	PMC_MASK_01	0x07	IRQ events masked
0x06	PMC_CTRL_00	0x04	Set to 1CH4PH
0x07	PMC_CTRL_01	0x00	VCH1 range = 0.3 V to 1.275 V, CH1 PD enabled, VSEL1 low and EN1 disabled
0x08	PMC_CTRL_02	0x3F	CH1 operates in Full Phase (4-phase)
0x09	PMC_CTRL_03	0xFF	CH1 operates in AUTO mode
0x0A	PMC_VOUT_CH1_00	0xA3	VCH1_VSEL_LO = 0.815 V
0x0B	PMC_VOUT_CH1_01	0xA3	VCH1_VSEL_HI = 0.815 V
0x0C	PMC_VOUT_CH2_00	0xA3	NA
0x0D	PMC_VOUT_CH2_01	0xA3	NA
0x0E	PMC_CFG_00	0x11	EN1_EN function enabled, EN1_PD enabled
0x0F	PMC_CFG_01	0x24	CH1_ILIM=17.5A
0x10	PMC_CFG_02	0x00	VSEL1 debounce OFF
0x11	PMC_CFG_03	0x00	EN1 debounce OFF
0x12	PMC_CFG_04	0xFF	CH1 slew rate (startup/shutdown) is 5 mV/μs
0x13	PMC_CFG_05	0xFF	CH1 DVS slew rate (up/down) is 10 mV/μs
0x14	PMC_CFG_06	0xA0	I ² C timeout enabled, Voutmax=1.275 V, OV masked, OC & PG not masked, PB configured as Power-Bad
0x15	PMC_CFG_07	0x04	Event flags are not cleared
0x16	PMC_CFG_08	0x21	PB_SEL set to CH1 power-bad, TW_SEL set to temp-warning
0x17	PMC_CFG_09	0x50	PB debounce set to 10 μs, TW_N debounce is OFF
0x18	PMC_CFG_0A	0xD2	I²C slave address is 0xD2 (8-bit) [0x69 (7-bit)] (standard/fast-mode)
0x1B	PMC_CFG_REV	0x0F	OTP variant: 0x0F(hex) = 15(dec) is equivalent to AP (0=AA, 1=AB and 15=AP)

DA9292-APOVx Variant Overview

4.2 CONF = AVDD (2CH2PH)

Key settings:

- 2CH2PH operation
- VCH1_LO = VCH1_HI = 0.3 V, VCH2_LO = VCH2_HI = 0.3 V
- CH1 & CH2 are OFF by default, CH1/2_EN functions enabled (EN1/2_PD enabled)
- CH1 & CH2 operate in PWM mode, 3 MHz
- I²C standard speed. I²C slave address = 0x6A (7-bit) / 0xD4 (8-bit)

Table 3: Register Settings DA9292-APOVx Variant - CONF = AVDD (2CH2PH)

Register Address	Function	Default Value	Description
0x04	PMC_MASK_00	0xFF	IRQ events masked
0x05	PMC_MASK_01	0x07	IRQ events masked
0x06	PMC_CTRL_00	0x01	Set to 2CH2PH
0x07	PMC_CTRL_01	0x00	VCH1/2 range = 0.3 V to 1.275 V, CH1/2 PD enabled, VSEL1/2 low and EN1/2 disabled
0x08	PMC_CTRL_02	0x35	CH1 operates in Full Phase (2-phase), CH2 operates in 2-phase
0x09	PMC_CTRL_03	0x55	CH1/2 operate in PWM mode
0x0A	PMC_VOUT_CH1_00	0x3C	VCH1_VSEL_LO = 0.3 V
0x0B	PMC_VOUT_CH1_01	0x3C	VCH1_VSEL_HI = 0.3 V
0x0C	PMC_VOUT_CH2_00	0x3C	VCH2_VSEL_LO = 0.3 V
0x0D	PMC_VOUT_CH2_01	0x3C	VCH2_VSEL_HI = 0.3 V
0x0E	PMC_CFG_00	0x33	EN1/2_EN functions enabled, EN1/2_PD enabled
0x0F	PMC_CFG_01	0x22	CH1/2_ILIM=12.5A
0x10	PMC_CFG_02	0x00	VSEL1/2 debounce OFF
0x11	PMC_CFG_03	0x00	EN1/2 debounce OFF
0x12	PMC_CFG_04	0xFF	CH1/2 slew rate (startup/shutdown) is 5 mV/μs
0x13	PMC_CFG_05	0xFF	CH1/2 DVS slew rate (up/down) is 10 mV/μs
0x14	PMC_CFG_06	0xA0	I2C timeout enabled, Voutmax=1.275 V, OV masked, OC & PG not masked, PB configured as Power-Bad
0x15	PMC_CFG_07	0x04	Event flags are not cleared
0x16	PMC_CFG_08	0x21	PB_SEL set to CH1 power-bad, TW_SEL set to temp-warning
0x17	PMC_CFG_09	0x50	PB debounce set to 10 μs, TW_N debounce is OFF
0x18	PMC_CFG_0A	0xD4	I2C slave address is 0xD4 (8-bit) [0x6A (7-bit)] (standard/fast-mode)
0x1B	PMC_CFG_REV	0x0F	OTP variant: 0x0F(hex) = 15(dec) is equivalent to AP (0=AA, 1=AB and 15=AP)

DA9292-APOVx Variant Overview

4.3 CONF = HiZ (2CH2PH)

Key settings:

- 2CH2PH operation
- VCH1_LO = VCH1_HI = 0.710 V, VCH2_LO = VCH2_HI = 0.710 V
- CH1 & CH2 are OFF by default, CH1/2_EN functions enabled (EN1/2_PD enabled)
- CH1 & CH2 operate in AUTO mode, 3 MHz
- I²C standard speed. I²C slave address = 0x6B (7-bit) / 0xD6 (8-bit)

Table 4: Register Settings DA9292-APOVx Variant - CONF = HiZ (2CH2PH)

Register Address	Function	Default Value	Description
0x04	PMC_MASK_00	0xFF	IRQ events masked
0x05	PMC_MASK_01	0x07	IRQ events masked
0x06	PMC_CTRL_00	0x02	Set to 2CH2PH
0x07	PMC_CTRL_01	0x00	VCH1/2 range = 0.3 V to 1.275 V, CH1/2 PD enabled, VSEL1/2 low and EN1/2 disabled
0x08	PMC_CTRL_02	0x35	CH1 operates in Full Phase (2-phase), CH2 operates in 2-phase
0x09	PMC_CTRL_03	0xFF	CH1/2 operate in AUTO mode
0x0A	PMC_VOUT_CH1_00	0x8E	VCH1_VSEL_LO = 0.710 V
0x0B	PMC_VOUT_CH1_01	0x8E	VCH1_VSEL_HI = 0.710 V
0x0C	PMC_VOUT_CH2_00	0x8E	VCH2_VSEL_LO = 0.710 V
0x0D	PMC_VOUT_CH2_01	0x8E	VCH2_VSEL_HI = 0.710 V
0x0E	PMC_CFG_00	0x33	EN1/2_EN functions enabled, EN1/2_PD enabled
0x0F	PMC_CFG_01	0x22	CH1/2_ILIM=12.5A
0x10	PMC_CFG_02	0x00	VSEL1/2 debounce OFF
0x11	PMC_CFG_03	0x00	EN1/2 debounce OFF
0x12	PMC_CFG_04	0xFF	CH1/2 slew rate (startup/shutdown) is 5 mV/μs
0x13	PMC_CFG_05	0xFF	CH1/2 DVS slew rate (up/down) is 10 mV/μs
0x14	PMC_CFG_06	0xA0	I2C timeout enabled, Voutmax=1.275 V, OV masked, OC & PG not masked, PB configured as Power-Bad
0x15	PMC_CFG_07	0x04	Event flags are not cleared
0x16	PMC_CFG_08	0x21	PB_SEL set to CH1 power-bad, TW_SEL set to temp-warning
0x17	PMC_CFG_09	0x50	PB debounce set to 10 μs, TW_N debounce is OFF
0x18	PMC_CFG_0A	0xD6	I2C slave address is 0xD6 (8-bit) [0x6B (7-bit)] (standard/fast-mode)
0x1B	PMC_CFG_REV	0x0F	OTP variant: 0x0F(hex) = 15(dec) is equivalent to AP (0=AA, 1=AB and 15=AP)

DA9292-APOVx Variant Overview

5 DA9292-APOVx Variant Overview

Table 5: OTP Variant Overview

Reg Add	Function	Standard Variant DA9292-APOVx		
		CONF = GND (1CH4PH)	CONF = AVDD (2CH2PH)	CONF = HiZ (2CH2PH)
0x04	PMC_MASK_00	0xFF	0xFF	0xFF
0x05	PMC_MASK_01	0x07	0x07	0x07
0x06	PMC_CTRL_00	0x04	0x01	0x02
0x07	PMC_CTRL_01	0x00	0x00	0x00
0x08	PMC_CTRL_02	0x3F	0x35	0x35
0x09	PMC_CTRL_03	0xFF	0x55	0xFF
0x0A	PMC_VOUT_CH 1_00	0xA3	0x3C	0x8E
0x0B	PMC_VOUT_CH 1_01	0xA3	0x3C	0x8E
0x0C	PMC_VOUT_CH 2_00	0xA3	0x3C	0x8E
0x0D	PMC_VOUT_CH 2_01	0xA3	0x3C	0x8E
0x0E	PMC_CFG_00	0x11	0x33	0x33
0x0F	PMC_CFG_01	0x24	0x22	0x22
0x10	PMC_CFG_02	0x00	0x00	0x00
0x11	PMC_CFG_03	0x00	0x00	0x00
0x12	PMC_CFG_04	0xFF	0xFF	0xFF
0x13	PMC_CFG_05	0xFF	0xFF	0xFF
0x14	PMC_CFG_06	0xA0	0xA0	0xA0
0x15	PMC_CFG_07	0x04	0x04	0x04
0x16	PMC_CFG_08	0x21	0x21	0x21
0x17	PMC_CFG_09	0x50	0x50	0x50
0x18	PMC_CFG_0A	0xD2	0xD4	0xD6
0x1B	PMC_CFG_REV	0x0F	0x0F	0x0F

Revision History

Revision	Date	Description
1	30-Jan-2024	Initial version.
2	30-Aug-2024	Updated I2C slave address information in sections 4.1 & 4.2.
3	31-Mar-2025	Updated section 3. Updated sections 4.1 & 4.2. Added section 4.3. Updated section 5.

DA9292-APOVx Variant Overview

Status Definitions

Status	Definition
DRAFT	The content of this document is under review and subject to formal approval, which may result in modifications or additions.
APPROVED or unmarked	The content of this document has been approved for publication.

RoHS Compliance

Renesas Electronics' suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

DA9292-APOVx Variant Overview

Important Notice and Disclaimer

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

© 2025 Renesas Electronics Corporation. All rights reserved.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu

Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

<https://www.renesas.com/contact/>

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.