

RX Family

How to Change Transfer Data Length During RSPI Communication Using a DTC

Introduction

This application note describes how to change the transfer data length during serial peripheral interface (RSPI) communication using a data transfer controller (DTC), using the RX660 group as an example.

Target Devices

RX Family

Confirmed Devices

RX660 Group

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.



Contents

1. SSL Signal When the RSPI Transfer Data Length Changes	4
1.1 SSL Signal Controlled by Hardware	4
1.2 SSL Signal Generation Controlled by a General-Purpose Port	4
2. Hardware Configuration	5
3. Operation Conditions	6
4. Description of Software	7
4.1 Description of Operation	11
4.1.1 Communication When the Transfer Data Length is 24 Bits	11
4.1.2 Communication When the Transfer Data Length Is 16 Bits	12
4.2 Components Used for Firmware Integration Technology (FIT) Modules and Code Generation	13
4.2.1 Smart Configurator (SC) Settings for FIT Module Component	13
4.2.2 SC Settings for Code Generation Components	14
4.2.2.1 Interrupt controller configuration	14
4.2.2.2 Data transfer controller configuration (DTC settings for data transmission (transfer data length is 24 bits))	
4.2.2.3 Data transfer controller configuration (DTC settings for data reception (transfer data length is	17
24 bits))	19
4.2.2.4 SPI operation mode (4-wire method) configuration	21
4.2.3 Generating Code	24
4.2.4 Adding Code to the SC-Generated Code	25
4.2.4.1 Additional processing to the SC-generated code	25
4.2.4.2 Constants added to the SC-generated code	26
4.2.4.3 Variables added to the SC-generated code	26
4.2.4.4 Functions added to the SC-generated code	26
4.2.4.5 Adding code to the main routine	27
Adding code to the Config_RSPI0.h file	28
Adding code to the main() function	28
4.2.4.6 Adding code to the IRQ9 interrupt handler	29
Adding code to the "Includes" and "Global variables and functions" sections in the Config_ICU_user.c file	. 30
Adding code to the r_Config_ICU_irq9_interrupt () function	31
4.2.4.7 Adding the set_16bit_data_transfer_mode() function to the Config_DTC.c file	32
Adding code to the Config_DTC.h file	32
Adding code to the "Global variables and functions" section in the Config_DTC.c file	33
set_16bit_data_transfer_mode() function added to the Config_DTC.c file	33
4.2.4.8 Adding the set_16bit_data_receive_mode() function to the Config_DTC1.c file	34
Adding code to the Config_DTC1.h file	34
Adding code to "Global variables and functions" in the Config_DTC1.c file	35
set_16bit_data_receive_mode() function added to the Config_DTC1.c file	35



RX Family	How to Change Transfer Data Length During RSPI Communication Using a DTC
4.2.4.9 Adding co	de to the SPTI0 interrupt handler
Code added to the	r_Config_RSPI0_callback_transmitend() function
4.2.4.10 Adding co	de to the SPRI0 interrupt handler
Code added to the	r_Config_RSPI0_callback_receiveend() function
4.2.4.11 Adding co	de to the SPCI0 interrupt handler
•	"Includes" and "Global variables and functions" sections in the Config_RSPI0_user.c file
5. Importing a F	Project
5.1 Importing a F	Project into e ² studio
5.2 Importing a F	Project into CS+
6. Notes	
6.1 Notes on Bit	Manipulation Instructions
7. Reference D	ocuments
Revision History.	



1. SSL Signal When the RSPI Transfer Data Length Changes

1.1 SSL Signal Controlled by Hardware

During RSPI communication, the transfer data length can be changed only after the current transfer finishes.

When the RSPI communication terminates, the SSL signal is negated by hardware control. Therefore, as shown in Figure 1.1, assertion and negation of the SSL signal occur when the transfer data length changes.

If you want the SSL signal to remain asserted throughout the data communication, you need to control the SSL signal by using a general-purpose port.



Figure 1.1 SSL Signal Controlled by Hardware When the Transfer Data Length Changes

1.2 SSL Signal Generation Controlled by a General-Purpose Port

In this application note, a general-purpose port is used to control the SSL signal by software rather than by hardware.



When the Transfer Data Length Changes



2. Hardware Configuration

Figure 2.1 shows Hardware Configuration.



Figure 2.1 Hardware Configuration

Table 2.1 shows RSPI Pins Used for Connecting RX660 and the SPI Slave Device.

Table 2.1 RSPI Pins Used for Connecting RX660 and the SPI Slave Device

Pin Name	I/O	Port Used	Function
RSPCKA	Output	PA5	Clock I/O
MOSIA	Output	PA6	Master transmit data I/O
MISOA	Input	PA7	Slave transmit data I/O
SSLA	Output	PA2	Slave selection output by general-purpose port control

In this application note, SW1 installed on the Renesas Starter Kit+ for RX660 (RSK) board is used to start RSPI communication.

Table 2.2 shows External Pin Interrupt Assigned to SW1 Input.

Pin Name	Port Used	Function
IRQ9	P91	Detects that SW1 is pressed and then starts RSPI
IIIQ9		communication.



3. Operation Confirmation Conditions

Table 3.1 Operation Confirmation Conditions

Item	Description
MCU used	R5F56609HDFB (RX660 Group)
Operating frequency	Main clock: 24 MHz
	PLL: 240 MHz (Main clock, divided by 1, multiplied by 10)
	 System clock (ICLK): 120 MHz (PLL divided by 2)
	Peripheral module clock A (PCLKA): 120 MHz (PLL divided by 2)
	Peripheral module clock B (PCLKB): 60 MHz (PLL divided by 4)
Operating voltage	3.3 V
Integrated development	Renesas Electronics
environment	e2 studio Version 2024-01 (24.1.0)
C compiler	Renesas Electronics
	C/C++ Compiler Package for RX Family V.3.06.00
	Compile options
	-lang = c99
iodefine.h version	Version 1.00
Endian order	Little endian
Operating mode	Single-chip mode
Processor mode	Supervisor mode
Sample program version	Version 1.00
Board used	Renesas Starter Kit for RX660 (Product No.: RTK556609xxxxxxxx)



4. Description of Software

In this application note, when SW1 installed on RSK is pressed, 1-frame communication is performed using a data length of 24 bits. Then, the transfer data length is changed to 16 bits and 8-frame communication is performed.

SW1 is connected to IRQ9. Table 4.1 shows Setting of IRQ9 (Used to Detect Pressing of SW1).

Table 4.1 Setting of IRQ9 (Used to Detect Pressing of SW1)

Item	Settings
Detection type	Falling edge
Digital filter setting	PCLK/64

Table 4.2 and Table 4.3 show the RSPI settings for communication when the transfer data length is 24 bits and 16 bits, respectively.

Table 4.2 RSPI Settings for Communication When the Transfer Data Length Is 2	24 Bits
--	---------

Item	Settings
RSPCK clock	125 kHz
Bit length	24 bits
Number of frames	1 frame
Format	MSB first
RSPCK phase	Data variation on odd edge, data sampling on even edge.
RSPCK polarity	Low when idle
SSL polarity	Active Low
SSL negation operation	Keeps the SSL signal level from transfer end until next access start
RSLCK delay	1 RSPCK
SSL negation delay	1 RSPCK
Next access delay	1 RSPCK + 2 PCLK



Item	Settings
RSPCK clock	125 kHz
Bit length	16 bits
Number of frames	1 frame
Format	MSB first
RSPCK phase	Data variation on odd edge, data sampling on even edge.
RSPCK polarity	Low when idle
SSL polarity	Active Low
SSL negate operation	Keeps the SSL signal level from transfer end until next access start
RSLCK delay	1 RSPCK
SSL negation delay	1 RSPCK
Next access delay	1 RSPCK + 2 PCLK

Table 4.3 Settings for Communication When the Transfer Data Length Is 16 Bits

Table 4.4 shows RSPI Interrupts Used.

Interrupt	Description
SPTI0	Transmit buffer empty interrupt
SPRI0	Receive data full interrupt
SPEI0	Error interrupt
SPCI0	Communication end interrupt



In this application note, both data transmission and reception use the DTC.

Because the DTC settings differ depending on the transfer data length and whether data is to be sent or received, the DTC settings are classified as follows.

DTC transfer A: DTC settings for data transmission (transfer data length: 24 bits)

DTC transfer B: DTC settings for data reception (transfer data length: 24 bits)

DTC transfer C: DTC settings for data transmission (transfer data length: 16 bits)

DTC transfer D: DTC settings for data reception (transfer data length: 16 bits)

Table 4.5 to Table 4.8 show the respective DTC settings.

Table 4.5 DTC Transfer A: DTC Settings for Data Transmission (Transfer Data Length: 24 Bits)

Item	Description
Activation Source	SPTI0 interrupt
Transfer mode	Normal transfer
Transfer data size	32 bits
Interrupt settings	An interrupt request to the CPU is generated when specified data transfer is completed.
Source address	Address fixed
Destination address	Address fixed
Source register (SAR)	0x3000 (RAM area address)
Destination register (DAR)	SPDR register address
Transfer count register A (CRA)	0x0001
Transfer count register B (CRB)	0x0000

Item	Description
Activation Source	SPRI0 interrupt
Transfer mode	Normal transfer
Transfer data size	32 bits
Interrupt settings	An interrupt request to the CPU is generated when specified data transfer is completed.
Source address	Address fixed
Destination address	Address fixed
Source register (SAR)	SPDR register address
Destination register (DAR)	0x2000 (RAM area address)
Transfer count register A (CRA)	0x0001
Transfer count register B (CRB)	0x0000



Item	Description
Activation Source	SPTI0 interrupt
Transfer mode	Normal transfer
Transfer data size	16 bits
Interrupt settings	An interrupt request to the CPU is generated when specified data transfer is completed.
Source address	Address fixed
Destination address	Address fixed
Source register (SAR)	Address of g_w16_data
Destination register (DAR)	SPDR register address
Transfer count register A (CRA)	0x0008
Transfer count register B (CRB)	0x0000

Table 4.7 DTC Transfer C: DTC Settings for Data Transmission (Transfer Data Length: 16 Bits)

Table 4.8 DTC Transfer D: DTC Settings for Data Reception (Transfer Data Length: 16 Bits)

Item	Description
Activation Source	SPRI0 interrupt
Transfer mode	Normal transfer
Transfer data size	16 bits
Interrupt settings	An interrupt request to the CPU is generated when specified data transfer is completed.
Source address	Address fixed
Destination address	Address incremented
Source register (SAR)	SPDR register address
Destination register (DAR)	Address of g_r16_data[0]
Transfer count register A (CRA)	0x0008
Transfer count register B (CRB)	0x0000



4.1 Description of Operation

4.1.1 Communication When the Transfer Data Length is 24 Bits

When SW1 is pressed, an IRQ9 interrupt request is generated. The IRQ9 interrupt handler changes the SSL signal controlled by the general-purpose port (PA2) to the Low level, and then starts communication for 24-bit transfer data length.

The communication for 24-bit transfer data length sends and receives one frame.

Figure 4.1 shows Timing Chart for Communication When the Transfer Data Length Is 24 Bits.

Data transmission:

Using an SPTI0 interrupt as an activation source, DTC transfer A in Table 4.5 is performed to write 24-bit data to the SPDR register (the DTC transfers 32 bits, of which the lower 24 bits will be valid data). After DTC transfer A is performed, an SPTI0 interrupt request to the CPU is generated. The SPTI0 interrupt handler disables the SPTI0 interrupt (SPCR.SPTIE=0).

Data reception:

Using an SPRI0 interrupt as an activation source, DTC transfer B in Table 4.6 is performed to read 24-bit data from the SPDR register (the DTC transfers 32 bits, of which the lower 24 bits will be valid data). After DTC transfer B is performed, an SPRI0 interrupt request to the CPU is generated. The SPRI0 interrupt handler enables the SPCI0 interrupt (SPCR3.SPCIE=1).

Communication completion processing:

The SPCI0 interrupt handler changes the transfer data length to 16 bits, and then changes the DTC settings according to DTC transfer C for sending 16-bit data (Table 4.7) and DTC transfer D for receiving 16-bit data (Table 4.8). Then, communication for 16-bit transfer length starts.



Figure 4.1 Timing Chart for Communication When the Transfer Data Length Is 24 Bits



4.1.2 Communication When the Transfer Data Length Is 16 Bits

When communication for 24-bit transfer data length finishes, communication for 16-bit transfer data length starts.

The communication for 16-bit transfer data length sends and receives eight frames.

Figure 4.2 shows Timing Chart for Communication When the Transfer Data Length is 16 Bits.

Data transmission:

Using an SPTI0 interrupt as an activation source, DTC transfer C in Table 4.7 is performed to write 16-bit data to the SPDR register.

When DTC transfer C activated by an SPTI0 interrupt request has transferred eight frames, another SPTI0 interrupt request to the CPU is generated.

The SPTI0 interrupt handler disables the SPTI0 interrupt (SPCR.SPTIE=0).

Data reception:

Using an SPRI0 interrupt as an activation source, DTC transfer D in Table 4.8 is performed to read 16-bit data from the SPDR register.

When DTC transfer D activated by an SPRI0 interrupt request has transferred eight frames, another SPRI0 interrupt request to the CPU is generated.

The SPRI0 interrupt handler enables the SPCI0 interrupt (SPCR3.SPCIE=1).

Communication completion processing:

The SPCI0 interrupt handler changes the SSL signal controlled by the general-purpose port (PA2) to High level, changes the transfer data length to 24 bits, and then changes the DTC settings according to DTC transfer A for sending 24-bit data (Table 4.5) and DTC transfer B for receiving 24-bit data (Table 4.6). Then, when SW1 is pressed, communication for 24-bit transfer data length starts as described in 4.1.1 Communication When the Transfer Data Length is 24 Bits.



Figure 4.2 Timing Chart for Communication When the Transfer Data Length is 16 Bits



4.2 Components Used for Firmware Integration Technology (FIT) Modules and Code Generation

Table 4.9 shows Components Used for FIT Modules and Code Generation.

Component	Category	Use
Board Support Packages (BSP)	FIT module	Provides all codes from reset to the main() function
Interrupt controller	Code generation	ICU settings
Data transfer controller	Code generation	DTC settings
SPI operation mode (4-wire method)	Code generation	RSPI settings

Table 4.9 Components Used for FIT Modules and Code Generation

4.2.1 Smart Configurator (SC) Settings for FIT Module Component

This application note uses BSP modules that are automatically generated when a new project is created, but the SC settings for the BSP are not changed.

Table 4.10 shows the major clock settings only.

Item	Settings
System clock settings	Clock source: PLL circuit output 240 MHz
	System clock (ICLK): x1/2 ····· 120 (MHz)
	Peripheral module clock (PCLKA): x1/2 ······ 120 (MHz)
	Peripheral module clock (PCLKB): x1/4 60 (MHz)
	Peripheral module clock (PCLKD): x1/4······ 60 (MHz)
	Bus clock (BCLK): x1/4 60 (MHz)
	FlashIF clock (FCLK): x1/4 ····· 60 (MHz)
Sub-clock oscillator setting	Operating
	(Default setting. Sub-clocks are not used.)
HOCO clock setting	Stop
LOCO clock setting	Stop
IWDT-dedicated clock setting	Stop

Table 4.10 BSP Module Clock Settings



4.2.2 SC Settings for Code Generation Components

The first communication after the power is turned on uses 24 bits for the transfer data length.

Therefore, the SC settings described in this section apply to communication for 24-bit transfer data length.

Note that the settings necessary for communication for 16-bit transfer data length must be manually added to the code generated by SC.

4.2.2.1 Interrupt controller configuration

(1) Open the [Components] tab, and then click the icon for adding a component.



(2) In the [Software Component Selection] window, select [Interrupt Controller], and then click [Next].

🛐 New Cor	mponent				\times		
Software	Component Selection						
Select com	nponent from those available in list			4			
Category	All				~		
Function	All				~		
Filter							
Filter							
Compone	ents	Short Name	Туре	Version	^		
HIC Co	mmunication Driver Interface Midd	r_comms_i2c_rx	Firmware Integra	1.21			
🖶 Interru	upt Controller		Code Generator	2.3.0			
🖶 JPEG D	Decoder for Renesas MCUs.	r_jpegd_rx	Firmware Integra	2.06			
🖶 JPEG E	Encoder for Renesas MCUs.	r_jpege_rx	Firmware Integra	1.01			
H Low P	ower Consumption		Code Generator	2.3.0			
	# MEMDRV Driver r memdry ry Firmware Integra 1.04						
Show o	only latest version						
🗹 Hide ite	ems that have duplicated functionality	/					
Descriptio	n						
Interrunt	Controller configures the interrupt re	quests generated by ICU:	Software interrunt N	MI nin	~		
	and IRQ External pin interrupts.	quests generated by reo.	Software interrupt, H	in pin			
		\					
					\sim		
<u>Download</u>	the latest FIT drivers and middleware						
<u>Configure</u>	general settings						
~							
?	< Back	Next >	Finish	Cancel			
	-						



(3) In the window for adding the component, click [Finish].

📴 New Component			\Box \times					
Add new configuration for selected component								
Interrupt Controller								
Configuration name:	Config_ICU							
Resource:	ICU		~					
?	< Back Next > Finish		Cancel					

(4) Software component configuration

Assign the pin (P91) connected to SW1 of RSK to IRQ9.

Software component config	guration						∎ te Code Ger	ierate Rep	ort
Components 🚵 🛃 🍃 🕀 🛱	IRQ9 setting								^
🕲 🐷	IRQ9	Detection type	Falling edge	~	Digital filter	PCLK/64 ~	0.9375	(MHz)	
type filter text		Priority	Level 14	\sim					
 ✓	IRQ10 setting								1
er_bsp	IRQ10	Detection type	Low level	\sim	Digital filter	No filter \sim	0	(MHz)	
 ✓		Priority	Level 15 (highest)	\sim					
Config_ICU	IRQ11 setting								1
	IRQ11	Detection type	Low level	\sim	Digital filter	No filter \sim	0	(MHz)	
		Priority	Level 15 (highest)	\sim					
	IRQ12 setting								
	IRQ12	Detection type	Low level	\sim	Digital filter	No filter \sim	0	(MHz)	
	<		· · · ·					>	~
Overview Board Clocks System Com	ponents Pins Interrupts								



(5) Pin configuration

Open the [Pins] tab, select [Interrupt] from under [Hardware Resource], and then assign P91 to IRQ9 included in the pin functions.

ardware Resource 🛛 🕀 🖻 🛃 🔒	Pin Functio	on		र 🔳	1 2
ype filter text	type filter	text (* = any st	ring, ? = any character)	All	~
🚣 All 🔷	Enabled	Function	Assignment		1
📥 Digital power supply		IRQ3	Not assigned		
📕 Clock		IRQ4	Not assigned		
Clock frequency accuracy measuremer		IRQ5	Not assigned		
🗱 Operating mode control		IRQ6	Not assigned		
🚋 System control		IRQ7	Not assigned		
👪 On-chip emulator		IRQ8	Not assigned		
a Buses	\checkmark	IRQ9	P91/TRDATA4/A17/SC	K7/IRQ9	
🏭 Interrupt		IRQ10	Not assigned		
Multi-function timer pulse unit 3		IRQ11	Not assigned		
MTU0		IRQ12	Not assigned		
VTU1		IRQ13	Not assigned		
MTU2	<	IRO1/	/ Not assigned		· · · · ·

Pin Function Pin Number

Overview Board Clocks System Components Pins Interrupts



4.2.2.2 Data transfer controller configuration (DTC settings for data transmission (transfer data length is 24 bits))

(1) Open the [Components] tab, and then click the icon for adding a component.

For details about the selection window, see 4.2.2.1(1).

(2) In the [Software Component Selection] window, select [Data Transfer Controller], and then click [Next].

📴 New Co	mponent					\times
Software	Component Se	election				
Select con	nponent from the	ose available in list				
Category	A 11					
Function	All					\sim
Filter						
	. ^					
Compon			Short Name	Туре	Version	^
	Operation Circuit			Code Generator	1.11.0	
	Transfer Controlle			Code Generator	1.11.0	
	-time Compensat	ion Counter		Code Generator	1.11.0	
	Controller			Code Generator	1.8.0	*
_	only latest versior	1				
🗹 Hide it	ems that have du	plicated functionali	ty			
Descriptio	on	\ \				
This soft	ware component	provides configura	tions for DTC to pe	rform data transfers.		^
						~
Download	d the latest FIT dri	vers and middlewa	re			
	e general settings.		-			
configure	general secongs.					
0		< Back	Next >	Finish	Cancel	

(3) In the window for adding the component, click [Finish].





(4) Software component configuration

In this application note, the items on the [Base setting] tab are specified as follows.

The setting in the red frame has been changed from the default.

Software component c	onfiguration	🛐 Generate Code	Generate Report
Comp 🚵 🛃 📮 🖽 茸	Configure		^
type filter text	Base setting DTC0		
 ✓	Transfer data read skip Enable	V	
 ✓ ⇐ Drivers ✓ ⇐ Interrupt 	Address mode Full-address mod	e (32 bits) 🛛 🗸	
Config_ICU	DTC vector base address 0x0001FC00		
Config_DTC			
	<	_	~
Overview Board Clocks System	Components Pins Interrupts		

The items on the [DTC0] tab are specified as follows.

The settings in the red frames have been changed from the defaults.

Software component of	configuration		🛐 Generate Code	Generate Report
Comp 🚵 🛃 🖓 🕞 🕀 🕇	Configure			(i)
type filter text Startup Startup Config_ICU DMA Config_DTC	Chain transfer Chain transfer setting Chain transfer setting Continuous Transfer mode setting Normal mode Transfer data size setting A bits Interrupt setting An interrupt request to the Cf	N(SPTIO)	ode	ted
Overview Board Clocks System	Components Pins Interrupts			

Software component c	omgaration		Ge	nerate Code	Generate Report
Comp 🚵 🛃 🎘 📄 🕀 😫	Block/Repeat area setting				^
1. T.	Transfer destination	 Transfer source 			
	Write back setting				
type filter text	• Enable	 Disable 			
✓	Transfer address and cou	nt setting			
♂ r_bsp	Source address	0x00003000	Address fixed	\sim	
 ✓	Destination address	0x000D0104	Address fixed	~	
Config_ICU	Count	1			
V 🗁 DMA	Block size	1			
Config_DTC	Total transfer size	4	byte(s)		
					~



4.2.2.3 Data transfer controller configuration (DTC settings for data reception (transfer data length is 24 bits))

(1) Open the [Components] tab, and then click the icon for adding a component.

For details about the selection window, see 4.2.2.1(1).

(2) In the [Software Component Selection] window, select [Data Transfer Controller], and then click [Next].

For details about the selection window, see 4.2.2.2 (2).

(3) In the window for adding the component, click [Finish].

New Component	—	\times
dd new configuratio	on for selected component	
		-
Data Transfer Controlle	if .	
Configuration name:	Config_DTC1	
Resource:	DTC	~
?	< Back Next > Finish Canc	el

(4) Software component configuration

In this application note, the items on the [Base setting] tab are specified as follows. The setting in the red frame has been changed from the default.

Software component co	onfiguration	😼 Generate Code	📄 Generate Report
Comp 🚵 🛃 📮 🗄 茸	Configure		^
type filter text	Base setting DTC0		
 ✓	Transfer data read skip Enable	~	- 1
 ✓ ➢ Drivers ✓ ➢ Interrupt 	Address mode Full-address mod	le (32 bits) 🛛 🗸	
Config_ICU	DTC vector base address 0x0001FC00		
Config_DTC			
	<		>
Overview Board Clocks System	Components Pins Interrupts		



The items on the [DTC0] tab are specified as follows.

The settings in the red frames have been changed from the defaults.

Software component c	onfiguration		Generate Code Generate	ے Report ا
Comp 🚵 🛃 🎝 🔁 🕀 茸	Configure			(i) ^
type filter text	Base setting DTC0 Activation source setting Activation source Chain transfer Chain transfer Chain transfer setting © Continuous Transfer mode setting	RSPI0(SPRI0)	✓ er counter is changed from 1 to 0 or 1 to CRAH	
Config_DTC	Normal mode	◯ Repeat mode	◯ Block mode	
		 16 bits to the CPU is generated 	32 bits when specified data transfer is completed	
		-	each time DTC data transfer is performed	~
Overview Board Clocks System	1 Components Pins Interrupts			

oftware component co	nfiguration				🛐 Generate Code	Generate Report
Comp 🚵 🛃 🖣 📄 🖬 💈	Block/Repeat area setting Transfer destination 	O Transfer source				^
type filter text	Write back setting Enable	◯ Disable				
Y 🗁 Generic	Transfer address and cour	nt setting				
♂ r_bsp ✓ ↔ Drivers	Source address	0x000D0104	A	ddress fixed	~	
✓	Destination address	0x00002000	A	ddress fixed	~	
Config_ICU ✓ ₩ DMA	Count	1				
Config_DTC	Block size	1				
Config_DTC1	Total transfer size	4	by	te(s)		
						×

Overview Board Clocks System Components Pins Interrupts



4.2.2.4 SPI operation mode (4-wire method) configuration

(1) Open the [Components] tab, and then click the icon for adding a component.

For details about the selection window, see 4.2.2.1(1).

(2) In the [Software Component Selection] window, select [SPI Operation Mode (4-wire method)], and then click [Next].

📴 New Co	mponent					\times
Software	Component Selectio	on				
Select con	nponent from those ava	ilable in list				
Category	All					~
Function	All					\sim
Filter						
Common	^		Short Name	Ture	Manajara	•
Compon	ents ock Synchronous Mode	(2)	Short Name	Type	Version	
	peration Mode (4-wire r			Code Generator Code Generator	1.12.0	
	protocol stack [M3S-T4		r tå driver pr	Firmware Integra.		
	protocol stack [M3S-T4 protocol stack [M3S-T4			Firmware Integra.		~
_	only latest version			· · · · · · · · · · · · · · · · · · ·		
	ems that have duplicate	d functionalit	v			
Descriptio		a ranctorian	y			
This com	ponent provides SPI op	eration mode	of RSPI. Generally.	it includes the following to	ansfer	^
				er transmit/receive, Master		
		nd Multi-Mas	ter transmit. But re	garding to each device, su	oported	
	nodes may differ					v
	I the latest FIT drivers ar	nd middlewar	₽			
<u>Configure</u>	general settings					
			1			
?	<	Back	Next >	Finish	Cancel	
-						

(3) In the window for adding the component, select [Master transmit/receive] for [Operation], and then click [Finish].

New Component		- [
ld new configuratio	n for selected component		
SPI Operation Mode (4	wire method)		
Configuration name:	Config_RSPI0		
Operation:	Master transmit/receive		
Resource:	RSPIO		
2	< Back Next > Finish	-	ancel



(4) Software component configuration

In this application note, the items are specified as follows.

The settings in red frames have been changed from the defaults.

Compo ¹ / ₂) Repoi	rt
type filter text Buffer access width 32 bits (Buffer accessed in longwords)		^
	~	
r_bsp v ⊕ Drivers v ⊕ Interrupt v ⊡ Config_ICU	~	
Config_DTC		
Communications RSPCK delay setting Onfig_RSPI0 Onserts delays Ones not insert delays		
Transfer speed setting Base bit rate 1000 (kbps) (Actual value: 1000, Error: 0%)	>	~

Overview Board Clocks System Components Pins Interrupts

Software component co	nfiguration		Gene	rate Code Generate) Repo	rt
Compo 🎦 🛃 🎘 🕞 🕀 🤹	Output timing setting Period from beginning of SSL signal assertion to RSPCK oscil Period from transmission of last RSPCK edge to negation of			1 RSPCK 1 RSPCK	~	^
 ✓ ➢ Startup ✓ ➢ Generic ✓ 〗 r_bsp ✓ ➢ Drivers ✓ ➢ Interrupt 	SSL signal non-active period after termination of a serial tran Auto-stop function setting Enable auto-stop function	sfer (next-access delay)	SPND	1 RSPCK + 2 PCLK	~	
Config_ICU Config_DTC Config_DTC Config_DTC1 Config_DTC1 Config_DTC1	Pin control setting MOSI idle value (MOSI output during SSL negation period) v Use SSLA0	Final data from previous transf Active low	er		~	
Config_RSPI0	Use SSLA1 Use SSLA2 Use SSLA3	Active low Active low Active low			, ,	
	Output pin mode selection (RSPCK, SSL, MOSI/MISO) <	CMOS output			~ >	~

Overview Board Clocks System Components Pins Interrupts

oftware component co	onfiguration		🕤 Generate Code Ge	nerate Repor
Compo 🚵 🛃 🎝 🔁 🕀 茸	Loopback mode selection	Normal mod	de	~ '
i 🕹	Data handling setting			
type filter text	Transfer data handling	Data handle	ed by DTC	~
✓ 🧁 Generic	Interrupt setting			
✓ 🔂 Drivers	SPTI0 priority	Level 15 (hig	ghest)	~
✓ ▷ Interrupt	SPRI0 priority	Level 15 (hig	ghest)	~
💣 Config_ICU 🗸 🔂 DMA	Enable communication end int	terrupt (SPCI0)		
Config_DTC	Priority	Level 15 (hig	ghest)	~
Config_DTC1 ✓ ▷ Communications	Enable error interrupt (SPEI0)			
Config_RSPI0	SPEI0, SPII0 priority (Group AL0)	Level 15 (hig	ghest)	~
	Callback function setting			
	✓ Transmission end	Reception end	Error detection	
	<			>

Overview Board Clocks System Components Pins Interrupts



Software component con	figuration	Generate Code Generate I	Report
Compo 🚵 🛃 🎝 📄 🕀 🕇 😧 🖜 type filter text	Command setting Number of commands, number of frames Command0	Number of commands: 1, number of transfer frames: 1	~
 ✓	Data length	24 bits	~
✓ Generic isp	Format	MSB-first	\sim
✓ → Drivers ✓ → Interrupt	RSPCK phase	Data variation on odd edge, data sampling on even edge	\sim
Config_ICU	RSPCK polarity	Low when idle	\sim
✓ ➡ DMA ☐ Config_DTC	Bit rate selection	Base bit rate / 8	\sim
Config_DTC1	SSL signal assertion	SSLO	~
Communications Config_RSPI0	SSL negation operation	Keeps the SSL signal level from transfer end until next access start	~
	RSPCK delay	1 RSPCK	~
	SSL negation delay	1 RSPCK	~
	Next-access delay	1 RSPCK + 2 PCLK	~
	<		>
Overview Board Clocks System C	Components Pins Interrupts		

(5) Pin configuration

Open the [Pins] tab, select [RSPI0] from the hardware resources, and then assign the pins to be used for RSPI.

In this application note, pins that are open on the RSK are assigned.

Note that the SSLA0 pin is not used.

The settings in the red frame have been changed from the defaults.

Hardware Resource 🛛 🕀 🖻 🎝 👪	Pin Functio	on			ି 🖓 📘	8 🖫 ک
Type filter text	type filter	text (* = any st	ring, ? = any character)		All	
 CAN FD module CANFD0 CANFD0 Serial peripheral interface RSPI0 12-bit A/D converter S12AD0 12-bit D/A converter S12AD0 12-bit D/A converter CMPC0 CMPC1 CMPC2 CMPC3 Remote control signal receiver (REMC0 REMC0 	Enabled	Function MISOA MOSIA RSPCKA SSLA0 SSLA1 SSLA2 SSLA3	Assignment PAT/A7/MISOA-B/IRQ7 PA6/A6/MITICSV/MTCLKB/TMCI3/POE10#/MTIOC3D/ PA6/A6/MTICSU/MTCLKA/TMRI0/MTIOC4C/MTIOC70 PA6/A4/A4/MTICSU/MTCLKA/TMRI0/MTIOC4C/MTIOC70 Not assigned Not assigned Not assigned	90 (E 92 (E Not Not	3) 3) 3)	



4.2.3 Generating Code

When all the SC settings are complete, click [Generate Code] to generate code.

Hardware Resource 🛛 🕀 🖃 🛃 🚟	Pin Functio	on		- ସା	8 🖫 ک
Type filter text	type filter	text (* = any st	ring, ? = any character)	All	
🗸 📲 CAN FD module 🔨	Enabled	Function	Assignment	Pin Number	Direction
CANFD0	\checkmark	MISOA	PA7/A7/MISOA-B/IRQ7	/ 88 (B)	IO
🗸 📲 Serial peripheral interface	\checkmark	MOSIA	PA6/A6/MTIC5V/MTCLKB/TMCI3/POE10#/MTIOC3E	/ 🖉 89 (B)	ю
er RSPIO	\checkmark	RSPCKA	PA5/A5/MTIOC6B/RSPCKA-B/IRQ5	/ 90 (B)	ю
✓ ♀ ↓ 12-bit A/D converter		SSLA0	PA4/A4/MTIC5U/MTCLKA/TMRI0/MTIOC4C/MTIOC	7(🖉 92 (B)	ю
S12AD0		SSLA1	Not assigned	Not assigned	None
强 12-bit D/A converter		SSLA2	Not assigned	Not assigned	None
🗙 🚣 Comparator C		SSLA3	Not assigned	Not assigned	None
CMPC0					
CMPC1					
CMPC2					
CMPC3					
🧔 Realtime clock					
🕶 🚟 Remote control signal receiver (
V REMCO					
🕺 Analog power supply					
< >	<				

When the following dialog box appears, click [Proceed].

📴 Code Generating		×
Configuration must be saved before generating code.		
Proceed with save and generate?		
Always save and generate without asking?		
	Proceed	Cancel



4.2.4 Adding Code to the SC-Generated Code

You can add user code between the following lines in a source file or header file: /* Start user ... */ /* End user ... */

4.2.4.1 Additional processing to the SC-generated code

To the code generated by SC, add the processing that is necessary for 16-bit data transfer (such as changing the transfer data length and DTC settings) and the IRQ9 interrupt handler to be run after SW1 is pressed.

Table 4.11 shows Additions to SC-Generated Code.

Table 4.11 Additions to SC-Generated Code

Folder	File	Changed or Added Function	Description
STC	data_length_change_s ample_for_rspi_dtc.c	void main(void)	The processing to drive the SSL signal High using general-purpose port control, clear the 24-bit communication completion check flag (g_length_check), and enable IRQ9 was added.
src\sm_gen\ Config_ICU	Config_ICU_user.c	static void r_Config_ICU_irq9_interrupt(void)	The processing to initialize transmit data, initialize the receive data storage RAM, start the DTC, assert the SSL signal, and start RSPI communication was added.
src\sm_gen\ Config_DTC	Config_DTC.c	void set_16bit_data_transfer_mode(void)	The void set_16bit_data_transfer_mode (void) function was added. This function sets the DTC transfer information shown in Table 4.7 DTC Transfer C: DTC Settings for Data Transmission (Transfer Data Length: 16 Bits).
	Config_DTC.h	-	The prototype declaration of the void set_16bit_data_transfer_mode(void) function was added. The value of the transfer count register A (CRA) to be specified for this function was added as a macro constant.
src\sm_gen\ Config_DTC1	Config_DTC1.c	void set_16bit_data_receive_mode(void)	The void set_16bit_data_receive_mode(void) function was added. This function sets the DTC transfer information shown in Table 4.8 DTC Transfer D: DTC Settings for Data Reception (Transfer Data Length: 16 Bits).
	Config_DTC1.h	-	The prototype declaration of the void set_16bit_data_receive_mode(void) function was added. The value of the transfer count register A (CRA) to be specified for this function was added as a macro constant.
src\sm_gen\ Config_RSPI0	Config_RSPI0_user.c	static void r_Config_RSPI0_communication_end_int errupt(void)	 The following processing was added: When 24-bit communication is complete Processing to change the transfer data length to 16 bits, change the DTC settings, start the DTC, and start RSPI communication When communication of 16 bits x 8 frames is complete Processing to negate the SSL signal, change the transfer data length to 24 bits, and change the DTC settings
		static void r_Config_RSPI0_callback_transmitend(void)	The processing to disable SPTI0 interrupts was added.
		static void r_Config_RSPI0_callback_receiveend(void)	The processing to enable SPCI0 interrupts was added.
	Config_RSPI0.h	-	The macro definition of the general-purpose port used for SSL control was added.



4.2.4.2 Constants added to the SC-generated code

Table 4.12 shows List of Constants Added to the SC-Generated Code.

Constant Name	Setting	Description
SSL_PORT_PODR_BIT	PORTA.PODR.BIT.B2	PODR register bits of the general-purpose port used for SSL control
SSL_PORT_PDR_BIT PORTA.PDR.BIT.B2		PDR register bits of the general-purpose port used for SSL control
CRA_16BIT_TRANSFER	0x0008	Value of the DTC transfer count register A (CRA) for 16-bit transmission
CRA_16BIT_RECEIVE	0x0008	Value of the DTC transfer count register A (CRA) for 16-bit reception

Table 4.12 List of Constants Added to the SC-Generated Code

4.2.4.3 Variables added to the SC-generated code

Table 4.13 shows List of Variables Added to the SC-Generated Code.

Туре	Variable Name	Description	Functions Using the Variable
volatile uint8_t	g_length_check	 Transfer data length check flag 0: Transfer data length is 24 bits 1: Transfer data length is 16 bits 	main() r_Config_ICU_irq9_interrupt() r_Config_RSPI0_communication_e nd_interrupt()
volatile uint32_t	g_w24_data	Stores 24-bit transmit data	r_Config_ICU_irq9_interrupt()
volatile uint32_t	g_r24_data	Stores 24-bit receive data	r_Config_ICU_irq9_interrupt()
volatile uint16_t	g_w16_data	Stores 16-bit transmit data	r_Config_ICU_irq9_interrupt() set_16bit_data_transfer_mode()
volatile uint16_t	g_r16_data[8]	Stores 16-bit receive data	r_Config_ICU_irq9_interrupt() set_16bit_data_receive_mode()

Table 4.13 List of Variables Added to the SC-Generated Code

4.2.4.4 Functions added to the SC-generated code

Table 4.14 shows List of Functions Added to the SC-Generated Code.

Table 4.14 List of Functions	Added to the SC-Generated Code
-------------------------------------	--------------------------------

Туре	Variable Name	Argument	Description
void	set_16bit_data_transfer_mode	void	Sets DTC transfer information for 16-bit transmission as shown in Table 4.7 DTC Transfer C: DTC Settings for Data Transmission (Transfer Data Length: 16 Bits)
void	set_16bit_data_receive_mode	void	Sets DTC transfer information for 16-bit reception as shown in Table 4.8 DTC Transfer D: DTC Settings for Data Reception (Transfer Data Length: 16 Bits).



4.2.4.5 Adding code to the main routine

Add code to the main() function of the main routine in the data_length_change_sample_for_rspi_dtc.c file.

Figure 4.3 shows Outline Flow of the main() Function.



Figure 4.3 Outline Flow of the main() Function



Add code to the Config_RSPI0.h file.

Adding code to the Config_RSPI0.h file	
/* Start user code for function. Do not edit comment generate	d here */
/ Macro definitions	*****
#define SSL_PORT_PODR_BIT (PORTA.PODR.BIT.B2) #define SSL_PORT_PDR_BIT (PORTA.PDR.BIT.B2)	← General-purpose port PA2 controls the SSL signal.
/* End user code. Do not edit comment generated here */	

Add code to the main routine.

Adding code to the main() function	<u> </u>
#include "r_smc_entry.h"	← Includes the header files automatically created by SC.
volatile uint8_t g_length_check;	\leftarrow Definition of the transfer data length check flag
void main(void);	
<pre>void main(void) { /* Set General-purpose port for S SSL_PORT_PODR_BIT = 1U; SSL_PORT_PDR_BIT = 1U; </pre>	SL control */ ← The SSL signal is output High by general-purpose port control.
g_length_check = 0U; R_Config_ICU_IRQ9_Start();	 ← Clears the transfer data length check flag. ← Enables IRQ9.
while(1U){ /* do nothing */ } }	



4.2.4.6 Adding code to the IRQ9 interrupt handler

Add code to the r_Config_ICU_irq9_interrupt() function, which is the IRQ9 interrupt handler.

Figure 4.4 shows Outline Flow of the r_Config_ICU_irq9_interrupt() Function.



Figure 4.4 Outline Flow of the r_Config_ICU_irq9_interrupt() Function



RX Family	How to Change	Transfer Data Lo	ength During RS	SPI Communication	Using a DTC

Add code to the "Includes" and "Global variables and functions" sections in the Config_ICU_user.c file.

Adding code to the "Includes" and "Global variables and functions" sections in the Config_ICU_user.c file

·		
/*************************************	***************************************	
***************************************	***************************************	
#include "r_cg_macrodriver.h"		
#include "Config_ICU.h"		
/* Start user code for include. Do not edit commer	nt generated here */	
#include "r_smc_entry.h"		
/* End user code. Do not edit comment generated here */		
#include "r_cg_userdefine.h"		
/**************************************		
Global variables and functions		

/* Start user code for global. Do not edit comment	t generated here */	
extern volatile uint8_t g_length_check;	\leftarrow extern statement of the transfer data length check	
	flag	
<pre>#pragma address (g_w24_data=0x03000U)</pre>	\leftarrow Defines the addresses according to the source	
#pragma address (g_r24_data=0x02000U)	address and destination address specified in	
veletile viet00, t. e. v.04, eleter	4.2.2.2 and 4.2.2.3.	
volatile uint32_t g_w24_data;	Defines the veriables for 24 bit transmit 24 bit	
volatile uint32_t g_r24_data;	← Defines the variables for 24-bit transmit, 24-bit receive data storage RAM, 16-bit transmit data,	
volatile uint16_t g_w16_data;	and 16-bit receive data storage RAM.	
volatile uint16_t g_r16_data[8];		
/* End user code. Do not edit comment generated here */		







4.2.4.7 Adding the set_16bit_data_transfer_mode() function to the Config_DTC.c file

The set_16bit_data_transfer_mode() function has been added to the Config_DTC.c file.

This function sets DTC transfer information for 16-bit transmission as shown in Table 4.7 DTC Transfer C: DTC Settings for Data Transmission (Transfer Data Length: 16 Bits).

Figure 4.5 shows Outline Flow of the set_16bit_data_transfer_mode() Function.



Figure 4.5 Outline Flow of the set_16bit_data_transfer_mode() Function

Add the prototype declaration and constant definition of the set_16bit_data_transfer_mode() function to the Config_DTC.h file.

Adding code to the Config_DTC.h file	
/* Start user code for function. Do not edit comment gene void set_16bit_data_transfer_mode(void); #define CRA_16BIT_TRANSFER (0x0008U) /* End user code. Do not edit comment generated here */	 ← Prototype declaration ← Value of the CRA register for 16-bit transmission



Add the extern statement of the transmit data storage variable for 16-bit communication to the "Global variables and functions" section in the Config_DTC.c file.

Adding code to the "Global variables and functions" section in the Config_DTC.c file

The following shows the set_16bit_data_transfer_mode() function added to the Config_DTC.c file.

set_16bit_data_transfer_mode() function added to the Config_DTC.c file

/* Start user code for adding. Do not edit comment generated here */ * Function Name: set_16bit_data_transfer_mode * Description : This function initializes the DTC module for 16bit transmission. * Arguments : None * Return Value : None void set_16bit_data_transfer_mode(void) { /* Set DTC transfer data */ dtc_transferdata_vector39.mra_mrb =((uint32_t)(_00_DTC_WRITE_BACK_ENABLE | _00_DTC_SRC_ADDRESS_FIXED | _10_DTC_TRANSFER_SIZE_16BIT | _00_DTC_TRANSFER_MODE_NORMAL)<<24U) | ((uint32_t)(_00_DTC_DST_ADDRESS_FIXED | 00 DTC INTERRUPT COMPLETED)<<16U); dtc transferdata vector39.sar = (uint32 t) &g w16 data; dtc transferdata vector39.dar = 000D0104 DTC0 DST ADDRESS; dtc_transferdata_vector39.cra_crb = (uint32_t)(CRA_16BIT_TRANSFER) << 16U; /* Enable DTC module start */ DTC.DTCST.BYTE = _01_DTC_MODULE_START; /* End user code. Do not edit comment generated here */



4.2.4.8 Adding the set_16bit_data_receive_mode() function to the Config_DTC1.c file

The set_16bit_data_receive_mode() function has been added to the Config_DTC1.c file.

This function sets DTC transfer information for 16-bit reception to the settings in Table 4.8 DTC Transfer D: DTC Settings for Data Reception (Transfer Data Length: 16 Bits).

Figure 4.6 shows Outline Flow of the set_16bit_data_receive_mode() Function.



Figure 4.6 Outline Flow of the set_16bit_data_receive_mode() Function

Add the prototype declaration and constant definition of the set_16bit_data_receive_mode() function to the Config_DTC1.h file.

Adding code to the Config_DTC1.h file		
/* Start user code for function. Do not edit comment void set_16bit_data_receive_mode(void);	generated here */ ← Prototype declaration	
#define CRA_16BIT_RECEIVE (0x0008U) ← Value of the CRA register for 16-bit reception /* End user code. Do not edit comment generated here */		



Add the extern statement of the receive data storage variable for 16-bit communication to "Global variables and functions" in the Config_DTC1.c file.

Adding code to "Global variables and functions" in the Config DTC1.c file

The following shows how the set_16bit_data_receive_mode() function is added to the Config_DTC1.c file.

set_16bit_data_receive_mode() function added to the Config_DTC1.c file

/* Start user code for adding. Do not edit comment generated here */ * Function Name: set_16bit_data_receive_mode * Description : This function initializes the DTC module for 16bit reception. * Arguments : None * Return Value : None void set_16bit_data_receive_mode(void) { /* Set DTC transfer data */ dtc_transferdata_vector38.mra_mrb = ((uint32_t)(_00_DTC_WRITE_BACK_ENABLE | _00_DTC_SRC_ADDRESS_FIXED | _10_DTC_TRANSFER_SIZE_16BIT | _00_DTC_TRANSFER_MODE_NORMAL)<<24U) | ((uint32_t)(_08_DTC_DST_ADDRESS_INCREMENTED | _00_DTC_REPEAT_DST_SIDE | 00 DTC INTERRUPT COMPLETED)<<16U); dtc transferdata vector38.sar = 000D0104 DTC0 SRC ADDRESS; dtc_transferdata_vector38.dar = (uint32_t) &g_r16_data[0]; dtc_transferdata_vector38.cra_crb = (uint32_t)(CRA_16BIT_RECEIVE) << 16U; /* Enable DTC module start */ DTC.DTCST.BYTE = _01_DTC_MODULE_START; /* End user code. Do not edit comment generated here */



4.2.4.9 Adding code to the SPTI0 interrupt handler

 $Code \ has \ been \ added \ to \ the \ SPTI0 \ interrupt \ callback \ function \ (r_Config_RSPI0_callback_transmittend()).$

Figure 4.7 shows Outline Flow of the r_Config_RSPI0_callback_transmittend() Function.



Figure 4.7 Outline Flow of the r_Config_RSPI0_callback_transmittend() Function

 $\label{eq:code} Code \ has \ been \ added \ to \ the \ r_Config_RSPI0_callback_transmittend() \ function \ of \ the \ Config_RSPI0_user.c \ file.$

Code added to the r_Config_RSPI0_callback_transmittend() function

```
/* Start user code for r_Config_RSPI0_callback_transmitend. Do not edit comment generated here */
/* Disable Transmit buffer empty interrupt */
RSPI0.SPCR.BIT.SPTIE = 0U; ← Disables SPTI0 interrupts.
/* End user code. Do not edit comment generated here */
```


4.2.4.10 Adding code to the SPRI0 interrupt handler

Code has been added to the SPRI0 interrupt callback function (r_Config_RSPI0_callback_receiveend()).

Figure 4.8 shows Outline Flow of the r_Config_RSPI0_callback_reveiveend() Function.



Figure 4.8 Outline Flow of the r_Config_RSPI0_callback_reveiveend() Function

 $\label{eq:code} Code has been added to the r_Config_RSPI0_callback_receiveend() function of the Config_RSPI0_user.c file.$

Code added to the r_Config_RSPI0_callback_receiveend() function



4.2.4.11 Adding code to the SPCI0 interrupt handler

Code has been added to the SPCI0 interrupt callback function (r_Config_RSPI0_communication_end_interrupt()).

Figure 4.9 shows Outline Flow of the r_Config_RSPI0_communication_end_interrupt() Function.



Figure 4.9 Outline Flow of the r_Config_RSPI0_communication_end_interrupt() Function



RX Family	How to Change	Transfer Data Ler	nath Durina RSPI	Communication	Using a DTC

Add the definition statement to the "Includes" and "Global variables and functions" sections in the Config_RSPI0_user.c file.

Adding code to the "Includes" and "Global variables and functions" sections in the Config_RSPI0_user.c file

/**************************************
Includes

#include "r_cg_macrodriver.h"
#include "Config RSPI0.h"
<u>/* Start user code for include. Do not</u> edit comment generated here */
#include "r_smc_entry.h" \leftarrow Includes the header files automatically created by SC
/* End user code. Do not edit comment generated here */
#include "r_cg_userdefine.h"
/**************************************
Global variables and functions

/* Start user code for global. Do not edit comment generated here */
extern volatile uint8_t g_length_check;
/* End user code. Do not edit comment generated here */



Code has been added to the r_Config_RSPI0_communication_end_interrupt() function of the Config_RSPI0_user.c file.

Code added to the r_Config_RSPI0_communication_end_interrupt() function /* Start user code for r Config RSPI0 communication end interrupt. Do not edit comment generated here */ /* Disable communication end interrupt */ RSPI0.SPCR3.BIT.SPCIE = 0U; /* Processing when 16bit x 8frames is received */ If (1U == g length check)/*SSL negate */ This processing negates the SSL signal and resets the SSL_PORT_PODR_BIT = 1U; transfer data length to 24 bits after completion of 16-bit communication. /* Return DTC and RSPI settings to default settings (for 24-bit settings) */ R_Config_DTC_Create(); R Config DTC1 Create(); R Config RSPI0 Create(); This processing starts communication with the transfer data length changed to 16 bits after completion of 24 $g_length_check = 0U;$ bit communication. else Ţ /* Processing when 24bit x 1frame is received */ /* Disable RSPI interrupts */ IEN(RSPI0,SPTI0) = 0U;IEN(RSPI0,SPRI0) = 0U;EN(RSPI0,SPEI0) = 0U;EN(RSPI0,SPII0) = 0U;IEN(RSPI0, SPCI0) = 0U;/* Disable RSPI function */ RSPI0.SPCR.BIT.SPE = 0U; /* Change RSPI settings for 16bit length */ RSPI0.SPDCR.BIT.SPLW = 0U: RSPI0.SPDCR.BIT.SPBYT = 0U; RSPI0.SPDCR.BIT.SPFC = 0x00U; RSPI0.SPCMD0.WORD = 0001 RSPI RSPCK SAMPLING EVEN | 0000 RSPI RSPCK POLARITY LOW | _000C_RSPI_BASE_BITRATE_8 | _0000_RSPI_SIGNAL_ASSERT_SSL0 | _0080_RSPI_SSL_KEEP_ENABLE | _0F00_RSPI_DATA_LENGTH_BITS_16 | 0000 RSPI MSB FIRST | 0000 RSPI NEXT ACCESS DELAY DISABLE | 0000 RSPI NEGATION DELAY DISABLE 0000 RSPI RSPCK DELAY DISABLE;



	/* Change DTC settings for 16bit x 8frames */		
	set_16bit_data_transfer_mode();		
	set_16bit_data_receive_mode();		
/* D	TC, RSPI start */		
R C	R_Config_DTC_Start();		
	R_Config_DTC1_Start();		
R_C	R_Config_RSPI0_Start();		
R C	onfig_RSPI0_Send_Receive(NULL, 16U, NULL);		
	a langth choole 111		
	g_length_check = 1U;		
}			
/* End user code. Do not edit comment generated here */			



5. Importing a Project

The sample programs are distributed in e^2 studio project format. This section shows how to import a project into e^2 studio or CS+. After importing the sample project, make sure to confirm build and debugger setting.

5.1 Importing a Project into e² studio

To use sample programs in e² studio, follow the steps below to import them into e² studio.

In projects managed by e² studio, do not use space codes, multibyte characters, and symbols such as "\$", "#", "%" in folder names or paths to them.

(Note that depending on the version of e² studio you are using, the interface may appear somewhat different from the screenshots below.)



Figure 5.1 Importing a Project into e² studio



5.2 Importing a Project into CS+

To use sample programs in CS+, follow the steps below to import them into CS+.

In projects managed by CS+, do not use space codes, multibyte characters, and symbols such as "\$", "#", "%" in folder names or paths to them.

(Note that depending on the version of CS+ you are using, the interface may appear somewhat different from the screenshots below.)



Figure 5.2 Importing a Project into CS+



6. Notes

6.1 Notes on Bit Manipulation Instructions

If the target of bit manipulation is an 8-bit I/O register, depending on the code of the C language, bit manipulation instructions that involve memory access may not be output.

Refer to "C language code example" shown below. In this example, a variable is used on the right side of the expression for bit manipulation on a general-purpose port. If this code is compiled, it may be expanded to the instructions shown in "Instruction expansion example".

In this case, if there is an interrupt that changes the settings of other bits of the same I/O register and the interrupt occurs around the time at which A3 occurs, the changes made by the interrupt are not applied.

C language code example:

unsigned char i;

i=1;

PORTD.PODR.BIT.B6 = i;

Instruction expansion example:

#0x8c02d, r14
[r14], r15
#6, r15
r15, [r14]

A possible solution is to use an immediate value (instead of a variable) on the right side of the expression as shown below. This solution allows you to output bit manipulation instructions that involve memory access (with CC-RX V2.06 or later).

```
if( 0 == i)
{
    PORTD.PODR.BIT.B6 = 0;
}
else
{
    PORTD.PODR.BIT.B6 = 1;
}
```

This problem may also be prevented by using intrinsic functions provided by the CC-RX compiler. For details, refer to the "CC-RX Compiler User's Manual" (R20UT3248).



7. Reference Documents

User's Manual: Hardware RX660 Group User's Manual: Hardware (R01UH0937) (The latest version can be downloaded from the Renesas Electronics website.)

Application Note

RX Family Board Support Package Module Using Firmware Integration Technology (R01AN1685) (The latest version can be downloaded from the Renesas Electronics website.)

User's Guide: Smart Configurator Smart Configurator User's Guide: e² studio (R20AN0451) (The latest version can be downloaded from the Renesas Electronics website.)

User's Manual: Compiler CC-RX Compiler User's Manual (R20UT3248) (The latest version can be downloaded from the Renesas Electronics website.)

User's Manual: RSK Renesas Starter Kit for RX660 User's Manual (R20UT5017) (The latest version can be downloaded from the Renesas Electronics website.)

Schematic Diagram: RSK Renesas Starter Kit for RX660 CPU Board Schematics (R20UT5016) (The latest version can be downloaded from the Renesas Electronics website.)



Revision History

		Description	
Rev.	Date	Page	Summary
1.00	Jan. 22, 2024	—	First edition issued



General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products. (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.