RX62T

MTU3 Complementary PWM Mode

Introduction

The RX62T Group has on-chip Multi-Function Timer Pulse Unit 3 (MTU3), which comprises eight 16-bit timer channels.

Target Device

RX62T

Contents

1.   Specification

- Comprises eight 16-bit channels
- Operating frequency is 8 to100 MHz
- [Channels 0 to 4, 6, and 7]
- Waveform output on compare match
- Input capture function
- Counter-clearing operation
- Simultaneous writing to multiple timer counters (TCNT)
- Simultaneous clearing on compare match or input capture
- Simultaneous input and output to registers in synchronization with counter operations
- Up to 12-phase PWM output in combination with synchronous operation
- [Channels 0, 3, 4, 6, and 7]
- Buffer operation specifiable
- [Channels 3, 4, 6, and 7]
- Through interlocked operation of channels 3 and 4 or 6 and 7, output of positive and negative signals in six phases (for a total of 12 phases) in Complementary -PWM and reset-PWM operation
- In Complementary PWM mode, transfer of values from buffer registers to temporary registers on peaks and troughs of the timer-counter values or writing to the buffer registers (MTU3_4.TGRD and MTU3_7.TGRD)
- Double-buffering selectable in Complementary PWM mode
- [Channels 3 and 4]
- Through interlocking with channel 0, a mode for driving AC synchronous motors (brushless DC motors) by using Complementary PWM output and reset PWM output is settable and allows the selection of two types of waveform output (chopping or level)
- [Channels 1 and 2]
- Independently specifiable phase-counting mode
- Capable of cascade-connected operation
- [Channel 5]
- Capable of operation as a dead-time compensation counter

Figure 1-1 is the block diagram of Multi-Function Timer Pulse Unit 3 (MTU3).


Figure 1-1 Block diagram for MTU3

Table 1-1 Specifications of Multi-Function Timer Pulse Unit 3 (MTU3) Register

TSTR	Timer start register
TOERA	Timer output master enable register A
TGCRA	Timer gate control register A
TOCR1A	Timer output control register 1A
TOCR2A	Timer output control register 2A
TCDRA	Timer cycle data register A
TDDRA	Timer dead time data register A
TCNTSA	Timer subcounter A
TCBRA	Timer cycle buffer register A
TITCR1A	Timer interrupt skipping set register 1A
TITCR2A	Timer interrupt skipping set register 2A
TITCNT1A	Timer interrupt skipping counter 1A
TITCNT2A	Timer interrupt skipping counter 2A
TBTERA	Timer buffer transfer set register A
TOLBRA	Timer output level buffer register A
TCR	Timer control register
TMDR1	Timer mode register 1
TMDR2A	Timer mode register 2A
TIORH	Timer I/O control register H
TIORL	Timer I/O control register L
TIER	Timer interrupt enable register
TCNT	Timer counter
TGRA	Timer general register A
TGRB	Timer general register B
TGRC	Timer general register C
TGRD	Timer general register D
TGRE	Timer general register E
TGRF	Timer general register F
TSR	Timer status register
TDERA	Timer dead time enable register A
TBTM	Timer buffer operation transfer mode register
TADCR	Timer A/D converter start request control register
TADCORA	Timer A/D converter start request cycle set register A
TADCORB	Timer A/D converter start request cycle set register B
TADCOBRA	Timer A/D converter start request cycle set buffer register A
TADCOBRB	Timer A/D converter start request cycle set buffer register B

## 2.   Multi-Function Timer Pulse Unit 3 for Complementary PWM Mode

2.1   Example of Complementary PWM mode operation

In Complementary PWM mode, three phases of non-overlapping positive and negative PWM waveforms (six phases in total) can be output by combining channels 3 and 4 and channels 6 and 7. PWM waveforms without non-overlapping interval are also available.

In Complementary PWM mode, MTIOC3B, MTIOC3D, MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D, MTIOC6B, MTIOC6D, MTIOC7A, MTIOC7B, MTIOC7C, and MTIOC7D pins function as PWM output pins, and the MTIOC3A and MTIOC6A pins can be set for toggle output synchronized with the PWM cycle.

MTU3_3.TCNT, MTU3_4.TCNT, MTU3_6.TCNT, and MTU3_7.TCNT function as up/down-counters.

A function to directly cut off the PWM output by using an external signal is supported as a port function.

Figure 2-1 shows an example of Complementary PWM mode operation.

Figure 2-1 Example of Complementary PWM mode operation

2.2   Example of Procedure for Setting Complementary PWM Mode

Figure 2-2 shows an example of the procedure for setting Complementary PWM mode.

```
         ┌─────────────────────────────┐
         │   Cpmplementary PWM mode    │
         └─────────────────────────────┘
                       │
                       ▼
         ┌─────────────────────────────┐
         │     Stop count operation    │
         └─────────────────────────────┘
                       │
                       ▼
         ┌─────────────────────────────┐
         │   Counter clock, counter    │
         │   clear source selection    │
         └─────────────────────────────┘
                       │
                       ▼
         ┌─────────────────────────────┐
         │        TCNT setting         │
         └─────────────────────────────┘
                       │
                       ▼
         ┌─────────────────────────────┐
         │       Inter-channel         │
         │   synchronization setting   │
         └─────────────────────────────┘
                       │
                       ▼
         ┌─────────────────────────────┐
         │        TGR setting          │
         └─────────────────────────────┘
                       │
                       ▼
         ┌─────────────────────────────┐
         │  Enable/disable dead time   │
         │         generation          │
         └─────────────────────────────┘
                       │
                       ▼
         ┌─────────────────────────────┐
         │  Dead time, carrier cycle   │
         │          setting            │
         └─────────────────────────────┘
                       │
                       ▼
         ┌─────────────────────────────┐
         │     Enable PWM cyclic       │
         │   output set PWM output     │
         │           level             │
         └─────────────────────────────┘
                       │
                       ▼
         ┌─────────────────────────────┐
         │    Complementary PWM        │
         │       mode setting          │
         └─────────────────────────────┘
                       │
                       ▼
         ┌─────────────────────────────┐
         │   Double buffer function    │
         │          setting            │
         └─────────────────────────────┘
                       │
                       ▼
         ┌─────────────────────────────┐
         │   Enable waveform output    │
         └─────────────────────────────┘
                       │
                       ▼
         ┌─────────────────────────────┐
         │    Start count operation    │
         └─────────────────────────────┘
```

Figure 2-2 Example of Procedure for Setting Complementary PWM Mode

3.   Multi-Function Timer Pulse Unit 3 Software Register Setting

Timer Control Register (TCR):

TCR controls the TCNT operation for each channel. The MTU3 has a total of ten TCR registers, one each for channels 0 to 4, 6, and 7. TCR values should be specified only while TCNT operation is stopped.

		b7	b6	b5	b4	b3	b2	b1	b0
		CCLR[2:0]			CKEG[1:0]		TPSC[2:0]		
Value after reset:		0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b2 to b0	TPSC[2:0]	Time Prescaler Select	See tables 15.7 to 15.10.	R/W
b4, b3	CKEG[1:0]	Clock Edge Select	b4 b3	R/W
			0 0: Count at rising edge	
			0 1: Count at falling edge	
			1 x: Count at both edges	
b7 to b5	CCLR[2:0]	Counter Clear	See tables 15.5 and 15.6.	R/W

[Legend]

x: Don't care

Figure 3-1 TCR Setting

Timer General Register (TGR):

TGR is a 16-bit readable/writable register.

TGRA, TGRB, TGRC, and TGRD function as either output compare or input capture registers. TGRC and TGRD for channels 0, 3, 4, 6, and 7 can also be designated for operation as buffer registers. TGR buffer register combinations are TGRA and TGRC, and TGRB and TGRD.

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Value after reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: TGR must not be accessed in eight bits. it should always be accessed in 16 bits. TGR is initialized to FFFFh.

Figure 3-2 TGR Setting

Timer Dead Time Enable Registers (TDERA and TDERB):

TDERA and TDERB control dead time generation in Complementary PWM mode. The MTU3 has one TDER each for channel 3 and channel 6. TDERA and TDERB should be modified only while TCNT stops.

Figure 3-3 TDERA Setting

Timer Output Control Registers (TOCRA):

TOCR1A and TOCR1B enable or disable PWM-synchronized toggle output in Complementary PWM mode and reset-synchronized PWM mode, and control inversion of PWM output level.

Figure 3-4 TOCRA Setting

Timer Mode Register (TMDR):

TMDR1 specifies the operating mode of each channel. The MTU3 has a total of seven TMDR1 registers, one each for channels 0 to 4, 6, and 7. TMDR1 values should be specified only while TCNT operation is stopped.

Figure 3-5 TMDR Setting

Timer Output Master Enable Register (TOER):

TOERA enables or disables output settings for output pins MTIOC4D, MTIOC4C, MTIOC3D, MTIOC4B, MTIOC4A, and MTIOC3B.

TOERB enables or disables output settings for output pins MTIOC7D, MTIOC7C, MTIOC6D, MTIOC7B, MTIOC7A, and MTIOC6B.

These pins do not output correctly if the TOER bits have not been set. In channels 3, 4, 6, and 7, set TOER prior to setting TIOR.

Figure 3-6 TOER Setting

4. Experiment Result

Fig. 4-1 to Fig. 4-3 the f_{sw} is 20 kHz, dead_time is 2 *us*. Fig. 4-1 is MTU3 for 25% duty; Fig. 4-2 is MTU3 for 50% duty; and Fig. 4-3 is MTU3 for 75% duty.

Figure 4-1 MTU3 output for 25% duty

Figure 4-2 MTU3 output for 50% duty

Figure 4-3 MTU3 output for 75% duty

5.   Conclusion

From experimental result, we can use Multi-Function Timer Pulse Unit 3 for Complementary PWM control.

Website and Support

Renesas Electronics Website
http://www.renesas.com/

Inquiries
http://www.renesas.com/inquiry
All trademarks and registered trademarks are the property of their respective owners.

Revision Record

Rev.	Date	Description	
		Page	**Summary**
1.00	May. 10. 11	—	First edition issued
1.01	July.12.11	—	Document number was changed from R01AN0255 to R01AN0731

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

   Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

   — The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

   The state of the product is undefined at the moment when power is supplied.

   — The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
   In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

   Access to reserved addresses is prohibited.

   — The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

   After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

   — When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

   Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

   — The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

RENESAS

SALES OFFICES   **Renesas Electronic Corporation**   http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc.
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10,
40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax:
+49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.
7F, No. 363 Fu Shing North Road Taipei, Taiwan, R.O.C.
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea

Tel: +82-2-558-3737, Fax: +82-2-558-5141