

RX72M Group

Precautions Regarding High-Temperature Operation of RX72M Group

Summary

This document provides thermal design considerations for G-version products capable of high-temperature operation and derating examples for typical high-temperature application cases.

Contents

1.	Relationship between Actual Usage Environment and Reliability of RX Family Products	2
1.1	Conceptualizing MCU Reliability	2
1.2	Derating	2
2.	Definitions of Thermal Characteristics	3
3.	Thermal Design	4
3.1	Tj Calculation Examples	4
3.1.1	1 Precautions When Calculating Tj	4
3.1.2	2 Calculating Tj from Temperature at Center of Package Top Tt	4
3.1.3	Precautions when Calculation Tt	4
3.2	Thermal Design Parameters	6
3.2.	1 RX72M Group Thermal Design Parameters	6
3.3	Calculating Power Consumption (Pd)	7
4.	Derating Examples for Typical High-Temperature Applications	9
5.	Reference Document	11
Rev	ision History	12



Relationship between Actual Usage Environment and Reliability of RX Family Products

1.1 Conceptualizing MCU Reliability

When using RX Family MCUs, the following precautions should be observed in order to ensure device reliability.

The reliability of a semiconductor device is expressed as a failure rate curve (bathtub curve). Device failures can be classified into three types: initial failures, which occur comparatively early on after the device enters use (operation); random failures, which occur over a long period of time; and wear-out (life span) failures, which become more frequent over time at the end of the intended lifetime of the device. For details on bathtub curves, refer to Semiconductor Reliability Handbook, rev. 2.50 (R51ZZ0001EJ0250).

Of the above, wear-out failures have a particularly large dependency on the temperature environment in which the semiconductor device is used. To prevent RX MCUs from undergoing wear-out failure, it is important to think about derating.

1.2 Derating

Derating is defined in JIS Z 8115 reducing a load systematically by operating a device under its rated maximum capacity to enhance reliability.

The quality and reliability of a device are greatly influenced by its usage environment. If a device is used under harsh conditions, its reliability decreases, or it increases when used under mild conditions. If a device is used in an extremely harsh usage environment equivalent to life time tests. Even if the maximum ratings are not exceeded, using a device under very harsh conditions equivalent to lifetime testing can cause wearout failure. Thus, it is very important to think about derating.

Derating is applied to product groups, such as discrete devices and power ICs, that require adjustment of the operating conditions, such as ambient temperature, junction temperature, voltage, current, and power, which are mutually related. This is because in addition to having wide usage condition ranges these products have the property that even if they are operated within the corresponding usage range (e.g. voltage), concern for the junction temperature will be required due to the relationships between characteristics such as the power generated, ambient temperature, and heat sink used.

For details on derating, refer to 5.2.3, Derating, in Semiconductor Reliability Handbook, rev. 2.50 (R51ZZ0001EJ0250).

This application note presents high-temperature profiles for typical high-temperature applications and derating examples for RX Family MCUs.

RENESAS

Definitions of Thermal Characteristics

The definitions of thermal characteristics are based on the JEDEC specification referenced below. For details, refer to the following URL:

https://www.renesas.com/us/en/support/technical-resources/packaging/characteristic/heat-dissipation

Table 2.1 ICs: Definitions of Thermal Characteristics

θја	Definition	The thermal resistance between the junction temperature (Tj) and ambient temperature (Ta) when the package is mounted on the board. Two types of environment are considered: one in which only natural convection occurs, and one in which forced air cooling is assumed
	Application	Comparison of heat radiation performance of different packages
ψjt	Definition	A thermal design parameter that expresses the temperature difference between the junction temperature (Tj) and the temperature at the center of the package top (Tt), relative to the power consumption (Pd) of the device overall
	Application	Estimation of the junction temperature (Tj), based on ψ it calculated in an appropriate environment, Tt and Pd

Ta: Temperature in location not affected by heat generation source

Thermal Characteristic θja ψjt Environment Enclosure Package 1 mm Mounting board Mounting board Heat radiation via various paths Enclosure: $304.8 \times 304.8 \times 304.8$ mm (JESD51-2 conformant) Mounting board: BGA 40 mm square or less \rightarrow 101.6 \times 114.3 \times t1.6 mm, 4 layers (JESD51-9 conformant) QFP 27 mm square or more \rightarrow 101.6 \times 114.3 \times t1.6 mm, 4 layers (JESD51-7 conformant) QFP less than 27 mm square \rightarrow 76.2 \times 114.3 \times t1.6 mm, 4 layers

(JESD51-7 conformant)

Definition expression

Page 3 of 14

3. Thermal Design

Generally speaking, the junction temperature of a semiconductor device affects the lifetime of the device and, if it rises too high, can destroy it. For this reason, system chips with high power consumption have a specified junction temperature (Tj) range, and it is necessary to ensure that the thermal design is such that the junction temperature remains within the allowable range during operation.

If the usage environment is such that the limit of the junction temperature (Tj) allowable range is likely to be approached or exceeded, calculate the junction temperature. Calculate the Tj in your own specific use case to confirm that it is below the maximum allowable junction temperature. If the result exceeds the maximum allowable value, reconsider the component layout, enclosure configuration, and power consumption.

It is not possible to measure the junction temperature (Tj) directly, so it is necessary to calculate it from the power consumption or surface temperature by using the thermal design parameters.

3.1 Tj Calculation Examples

3.1.1 Precautions When Calculating Tj

 θ ja is calculated in the environment following the JEDEC specifications, so the values may vary greatly according to the layout of the mounting board, enclosure etc. As Tj obtained from θ ja may deviate from Tj measured in actual usage environment of customers, please confirm Tj by [3.1.2 Calculating Tj from Temperature at Center of Package Top (Tt)] at last.

3.1.2 Calculating Tj from Temperature at Center of Package Top Tt

Estimate the temperature at the center of the package top (Tt) in your usage environment and the thermal design parameter (ψ jt) of the chip, calculate the junction temperature (Tj) using the formula given below.

 $Tj = Tt + Pd^{*1} \times \psi jt^{*2}$

Tj: Junction temperature [°C]

Tt: Temperature at center of package top [°C]

Pd: Overall power consumption of chip [W]

ψjt: Thermal design parameter [°C/W] from junction temperature (Tj) to center of package top

Note 1. For Pd, refer to 3.3, Calculating Power Consumption (Pd).

Note 2. For wit, refer to 3.2, Thermal Design Parameters.

If the junction temperature (Tj) exceeds 125°C, reconsider the component layout, enclosure configuration, and power consumption, as necessary.

3.1.3 Precautions when Calculation Tt

Measurement Using a Thermocouple

To ensure accurate temperature measurements, care should be taken regarding the thermocouple used and the manner in which it is attached to the measurement target.

Some precautions and suggestions are presented below:

- Use a thermocouple with wires that are as thin as possible. (Due to limitations on heat extraction, the recommended wire diameter is 150 µm or less.)
- A K-type thermocouple is recommended. (T-type thermocouples tend to generate a lot of heat, and they may provide artificially low temperature measurements.)
- Use heat-resistant plastic tape or a heat-resistant plastic material to secure the thermocouple in place.
- Secure the thermocouple firmly to the measurement target. (Any looseness may result in measurement error.)
- Measurement Point

Confirm that the temperature is in the saturation state and measure Tt at the center of the top surface of the package.



- · Measurement Using a Thermographic Camera
 - To ensure accurate temperature measurements, set the emissivity of the measurement target on the thermographic camera. The emissivity of the board surface is typically 0.8 to 0.9, but that of metal surfaces is generally lower. (Performing measurements of a metal surface with a setting of 0.8 to 0.9 will result in a lower measured value than the actual temperature.) If the emissivity is unclear, prepare the surface by applying black body spray or the like. Setting the emissivity to that of the black body spray will enable you to obtain an accurate temperature measurement.

Note that any objects between the thermographic camera and the measurement target (even a transparent acrylic panel) will prevent you from obtaining accurate measurements. (In this example, the thermographic camera would be measuring the temperature of the transparent acrylic panel.) Depending on the layout of the measurement target, measurement using a thermographic camera might be more difficult than measurement using a thermocouple, but it is an effective way to determine the temperature distribution. It is therefore recommended that a thermographic camera and a thermocouple be used in combination.

3.2 Thermal Design Parameters

3.2.1 RX72M Group Thermal Design Parameters

The thermal design parameters of the RX72M Group are listed below.

Table 3.1 RX72M Group Thermal Design Parameters

Package	Mounting Board Layers	θja [°C/W]	ψjt [°C/W]
176pin LFQFP PLQP0176KB-C	4	31.5	0.4
144pin LFQFP PLQP0144KA-B	4	32.6	0.5
100pin LFQFP PLQP0100KB-B	4	34.0	0.6
224pin LFBGA (PLBG0224GA-A)	4	23.1	0.2
176pin LFBGA (PLBG0176GA-A)	4	30.5	0.3

Note 1. The above values were calculated using the measurement environment specified in the EIA/JEDEC standard. For details of the standard, refer to EIA/JEDEC Standard(LFQFP is based on JESD 51-2 and JESD 51-7, LFBGA is based JESD51-2 and JESD51-9).

3.3 Calculating Power Consumption (Pd)

Use the following formula to calculate the power consumption (Pd):

Power consumption = voltage × current +
$$\Sigma$$
{(VOL × IOL)} + Σ {(VCC - VOH) × | - IOH |} — (1)

Figure 3.1 is a configuration diagram showing the current paths. The current in Formula (1) consists of DC current and AC current, and they are calculated using the following formulas:

AC current = logic current +
$$\Sigma IO_AC$$
 current —— (3)

The ΣIO_AC current of formula (3) is calculated from the number of and capacitance of the I/O lines (input pin capacitance*1, external load capacitance), and the pin switching frequency, using the following formula:

 Σ IO_AC current = Σ (input pin capacitance + external load capacitance) × switching frequency × VCC —— (4)

Note 1. For the input pin capacitance (Cin), refer to chapter of Electric Characteristics, in the hardware manual of the MCU.

Calculate the leak current, analog current, and logic current from the data listed in Table 3.2 Classification of RX72M Group Current Consumption. The logic current is an AC current, so multiply the unitary current (mA/MHz) by the operating frequency (MHz).




Figure 3.1 Current Path Configuration Diagram

Table 3.2 Classification of RX72M Group Current Consumption

No.	Туре	Category	Subcategory	Item	Frequency [MHz]	Unitary Current [mA/MHz]*2	Max. Current [mA]*1	Remarks
1	DC	Leak			_	_	164	
2		Analog	USBb (USB2.0	FS)	_	_	10	
3				nits, channel-specific sample erature sensor)	_	_	3.6	
4			R12DA (2 char	nnels, buffered output)		_	1.1	
5	AC	Logic	CPU CoreMark operation		240	0.185	44.40	
6			Peripheral IP	DMACAa, DTCb		0.048	11.52	
7			modules	MTU3a	120	0.024	2.88	For 9 channels
8				GPTW		0.021	2.52	For 4 channels
9				ESC		0.075	9.00	
10				ETHERC (1 channel)		0.030	3.60	Max. 2 channels
11				EPTPCb		0.200	24.00	
12				PMGI (1 channel)		0.005	0.60	Max. 2 channels
13				RSPIc (1 channel)		0.005	0.60	Max. 3 channels
14				SCli (1 channel)		0.005	0.60	Max. 5 channels
15				GLCDC		0.044	5.28	
16				DRW2D		0.055	6.60	
17				EXDMACa	60	0.036	2.16	
18				Trusted Secure IP		0.250	15.00	
19				TPUa		0.018	1.08	
20				RTCd, IWDTa, WDTA		0.006	0.36	
21				CMT, CMTW, TMR (1unit each)		0.006	0.36	Max. 2 channels
22				POE3a, POEG, PPG (1unit)		0.004	0.24	
23				USBb		0.018	1.08	
24				SCIj, SCIh (1 channel)		0.006	0.36	Max. 8 channels
25				RIICa (1 channel)		0.004	0.24	Max. 3 channels
26				CAN (1 channel)		0.006	0.36	Max. 3 channels
27				QSPI		0.012	0.72	
28				SDHI		0.018	1.08	
29				MMCIF		0.012	0.72	
30				PDC		0.008	0.48	
31				DSMIF		0.012	0.72	
32				S12ADFa (1 unit), TEMPS		0.008	0.48	ADC max. 2 units
33				R12DA (2 channels)		0.020	1.20	
34				DOC		0.004	0.24	
35				CRCA		0.005	0.30	
36				SSIE		0.006	0.36	
37				CAC		0.004	0.24	
38				ELC		0.008	0.48	

Note 1. Worst conditions (VCC=3.6V, Tj=125°C).

Note 2. The unitary current related to AC is not dependent on the VCC value.

4. Derating Examples for Typical High-Temperature Applications

Table 4.1 lists high-temperature profiles for high-temperature applications assumed to be typical for RX72M Group MCUs as well as recommended high-temperature profiles for derating. This recommendation profiles are estimated from Renesas quality test results.

For product numbers of specific target MCUs, refer to Table 4.2 Target Product Numbers (RX72M Group). In the derating examples 10 years of operation is assumed, except for example 5.

Choose the example that best approximates your usage conditions. If none of the examples provided is applicable, please contact Renesas individually.

Table 4.1 Typical High-Temperature Applications

Example	Application	Anticipated High-Temperature Profile	Recommended High-Temperature Profile for Derating
1	Cooking devices	Operating time in high-temperature	-40°C ≤ Tj ≤ 125°C, 3 hours/day.
	(cooktops, IH cookers,	environment of 3 hours/day	In standby or stopped state at $-40^{\circ}\text{C} \le \text{Tj} \le 90^{\circ}\text{C}$
	etc.)	In standby or stopped state at other times	at other times
2	Household appliance	Operating time in high-temperature	115°C < Tj ≤ 125°C, 3 hours/day.
	motors, power tools, etc.	environment of 6 hours/day	-40°C ≤ Tj ≤ 115°C, 3 hours/day
		In standby or stopped state at other times	In standby or stopped state at −40°C ≤ Tj ≤ 90°C
			at other times
3	EV chargers, etc.	Operating time in high-temperature	115°C < Tj ≤ 125°C, 4 hours/day.
		environment of 8 hours/day	-40°C ≤ Tj ≤ 115°C, 4 hours/day
		In standby or stopped state at other times	In standby or stopped state at −40°C ≤ Tj ≤ 85°C
			at other times
4	Smart meters, power	Operating time in high-temperature	115°C < Tj ≤ 125°C, 4 hours/day.
	controllers, etc., equipment	environment of 8 hours/day	-40°C ≤ Tj ≤ 115°C, 4 hours/day
	installed out of doors, etc.	Also operating at other times	-40°C ≤ Tj ≤ 100°C at other times
	(24-hour operation)		
5	PC server power supplies,	In continuous use for 5 years in	115°C < Tj ≤ 125°C, 15,000 hours
	etc.	environment that includes high	-40° C \leq Tj \leq 115 $^{\circ}$ C, 30,000 hours
	(24-hour operation)	temperatures	In continuous use for 5 years
6	Industrial motors	In continuous use in high-temperature	82°C < Tj ≤ 112°C, 80%
	(24-hour operation:	environment	$-40^{\circ}C \le Tj \le 102^{\circ}C, 20\%$
	example 1)		
7	Industrial motors	In continuous use in environment that	90°C < Tj ≤ 125°C, 5%
	(24-hour operation:	includes very high temperatures	85°C < Tj ≤ 110°C, 75%
	example 2)		$-40^{\circ}C \le Tj \le 105^{\circ}C, 20\%$
8	Industrial motors	In continuous use in high-temperature	Tj ≤ 110°C, 100%
	(24-hour operation:	environment	
	example 3)		

Note: The ambient temperature (Ta) should be between -40°C and 105°C.

Table 4.2 Target Product Numbers (RX72M Group)

Tananat Danada at	D. J		
Target Product Numbers	Package		
R5F572MNDGFC			
R5F572MNHGFC	L 05D470		
R5F572MDDGFC	LQFP176		
R5F572MDHGFC			
R5F572MNDGFB			
R5F572MNHGFB			
R5F572MDDGFB	LFQFP144		
R5F572MDHGFB			
R5F572MNDGFP			
R5F572MNHGFP			
R5F572MDDGFP	LFQFP100		
R5F572MDHGFP			
R5F572MNDGBD			
R5F572MNHGBD			
R5F572MDDGBD	LFBGA224		
R5F572MDHGBD			
R5F572MNDGBG			
R5F572MNHGBG	L ED O A 470		
R5F572MDDGBG	LFBGA176		
R5F572MDHGBG			

5. Reference Document

Semiconductor Reliability Handbook Rev. 2.50 (R51ZZ0001EJ0250) January 2017

Revision History

		Description	
Rev.	Date	Page	Summary
1.00	2019.06.06		First edition issued.
1.01	2019.06.25	8	Error correction of AC electric current
2.00	2020.10.06	6,10	Added LFBGA224、LFBGA176
		9	Added example 8 of high-temperature profiles
3.00	2024.01.19	3	Updated URL of referenced site
		6, 10	Added LFQFP144 and LFQFP100
		8	Corrected values in Table3.2

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

- 6. Voltage application waveform at input pin
 - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
- 7. Prohibition of access to reserved addresses
 - Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
- 8. Differences between products
 - Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev. 5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.