

Summary

This document describes examples of settings for the CRU function of the RZ/V2H Group and RZ/V2N Group. These examples are for reference only, so please modify the settings to suit your application system.

Target Device

RZ/V2H Group

RZ/V2N Group

Table of Contents

1. Examples of CRU Settings.....	2
1.1 Clock and Reset Settings	3
1.2 4K RAW12 32.4fps Input Settings (with Full Bypass)	5
1.3 4K RAW10 60.4fps Input Settings (with Full Bypass)	9
1.4 IMX415 DOL 2 Frame Input Settings	13
1.5 Dual YUV Camera Module Connection Settings	19
1.6 Virtual Channel Camera Input Settings	21
2. Usage Notes	25
REVISION HISTORY	26

1. Examples of CRU Settings

This section provides examples of configurations for the input of data from external sensors by using the Camera Data Receive Unit (CRU). Settings for modules other than the CRU and CPG are not included. The requirements for each example of settings are as follows.

Table 1.1 Requirements for Each Example of Settings

Category	Description
Clock and reset settings examples	CRU clock and reset settings
4K RAW12 30fps input settings (with full bypass) examples	RAW12 full bypass: 4K (3840 × 2160): outputs RAW12
4K RAW10 60fps input settings (with full bypass) examples	RAW10 full bypass: 4K (3840 × 2160): outputs RAW10
IMX415 DOL 2 frame input examples	Full bypass SVC0 = VC0 (inputs RAW10, outputs RAW10) SVC1 = VC1 (inputs RAW10, outputs RAW10)
Dual YUV camera module connection examples	In this case, two e-CAM22_CURZH* ¹ camera modules are used. Dual channel (CRU0 and CRU1), FHD (1920 × 1080): inputs: YUV422, outputs: YUV422
Virtual channel camera input examples	Virtual channel inputs such as GMSL cameras. CRU0: SVC0 = VC0 CRU1: SVC0 = VC1 (inputs from the MIPI-CSI block in CRU0)

Note: For details on the settings, refer to the individual examples of settings.

Note 1. This module includes ISP functions. For details, please refer to the *e-con Systems* website.

1.1 Clock and Reset Settings

Table 1.2 and **Table 1.3** list the examples of clock and reset settings (register settings). For the setting procedure, follow the instructions in the “CRU” section of the *RZ/V2H Group User’s Manual: Hardware* and *RZ/V2N Group User’s Manual: Hardware*.

Note 1. CRU2 and CRU3 are only available on the RZ/V2H.

Table 1.2 Examples of Clock Settings (Register Settings)

Register Name	Address	Setting Value	Read Check	CRU CH	Comments
CPG_CDDIV3	0x1042_040c	bit12 = 0x0 (default)	—	Common	VCLK frequency = 630 MHz
CPG_CDDIV4	0x1042_0410	bit0 = 0x0 (default) bit4 = 0x0 (default) bit8 = 0x0 (default)	—	Common	
CPG_CLKON_13	0x1042_0634	bit2 = 0x1	—	CRU0	ack clock supply
		bit3 = 0x1	—	CRU0	vclk clock supply
		bit4 = 0x1	—	CRU0	pclk clock supply
		bit5 = 0x1	—	CRU1	ack clock supply
		bit6 = 0x1	—	CRU1	vclk clock supply
		bit7 = 0x1	—	CRU1	pclk clock supply
		bit8 = 0x1	—	CRU2	ack clock supply
		bit9 = 0x1	—	CRU2	vclk clock supply
		bit10 = 0x1	—	CRU2	pclk clock supply
		bit11 = 0x1	—	CRU3	ack clock supply
		bit12 = 0x1	—	CRU3	vclk clock supply
		bit13 = 0x1	—	CRU3	pclk clock supply
CPG_CLKMON_6	0x1042_0818	—	bit18 = 0x1	CRU0	Clock supply start confirmation Check ack clock has started
		—	bit19 = 0x1	CRU0	Clock supply start confirmation Check vclk clock has started
		—	bit20 = 0x1	CRU0	Clock supply start confirmation Check pclk clock has started
		—	bit21 = 0x1	CRU1	Clock supply start confirmation Check ack clock has started
		—	bit22 = 0x1	CRU1	Clock supply start confirmation Check vclk clock has started
		—	bit23 = 0x1	CRU1	Clock supply start confirmation Check pclk clock has started
		—	bit24 = 0x1	CRU2	Clock supply start confirmation Check ack clock has started
		—	bit25 = 0x1	CRU2	Clock supply start confirmation Check vclk clock has started
		—	bit26 = 0x1	CRU2	Clock supply start confirmation Check pclk clock has started
		—	bit27 = 0x1	CRU3	Clock supply start confirmation Check ack clock has started
		—	bit28 = 0x1	CRU3	Clock supply start confirmation Check vclk clock has started
		—	bit29 = 0x1	CRU3	Clock supply start confirmation Check pclk clock has started

Table 1.3 Examples of Reset Settings (Register Settings)

Register Name	Address	Setting Value	Read Check	CRU CH	Comments
CPG_RST_12	0x1042_0930	bit5 = 0x1	—	CRU0	CRU reset release 1 (entire CRU) (PRESETN release)
		bit6 = 0x1	—	CRU0	CRU reset release 1 (entire CRU) (ARESETN release)
		bit7 = 0x1	—	CRU0	CRU reset release 2 (D-PHY) (S_RESETN release)
		bit8 = 0x1	—	CRU1	CRU reset release 1 (entire CRU) (PRESETN release)
		bit9 = 0x1	—	CRU1	CRU reset release 1 (entire CRU) (ARESETN release)
		bit10 = 0x1	—	CRU1	CRU reset release 2 (D-PHY) (S_RESETN release)
		bit11 = 0x1	—	CRU2	CRU reset release 1 (entire CRU) (PRESETN release)
		bit12 = 0x1	—	CRU2	CRU reset release 1 (entire CRU) (ARESETN release)
		bit13 = 0x1	—	CRU2	CRU reset release 2 (D-PHY) (S_RESETN release)
		bit14 = 0x1	—	CRU3	CRU reset release 1 (entire CRU) (PRESETN release)
		bit15 = 0x1	—	CRU3	CRU reset release 1 (entire CRU) (ARESETN release)
CPG_RST_13	0x1042_0934	bit0 = 0x1	—	CRU3	CRU reset release 2 (D-PHY) (S_RESETN Release)
CPG_RSTMON_5	0x1042_0A14	—	bit22 = 0x0	CRU0	CRU reset release confirmation 1 (entire CRU) (PRESETN release confirmation) Check the PRESETN release
		—	bit23 = 0x0	CRU0	CRU reset release confirmation 1 (entire CRU) (ARESETN release confirmation) Check the ARESETN release
		—	bit24 = 0x0	CRU0	CRU reset release confirmation 2 (D-PHY) (S_RESETN release confirmation) Check the S_RESETN release
		—	bit25 = 0x0	CRU1	CRU reset release confirmation 1 (entire CRU) (PRESETN release confirmation) Check the PRESETN release
		—	bit26 = 0x0	CRU1	CRU reset release confirmation 1 (entire CRU) (ARESETN release confirmation) Check the ARESETN release
		—	bit27 = 0x0	CRU1	CRU reset release confirmation 2 (D-PHY) (S_RESETN release confirmation) Check the S_RESETN release
		—	bit28 = 0x0	CRU2	CRU reset release confirmation 1 (entire CRU) (PRESETN release confirmation) Check the PRESETN release
		—	bit29 = 0x0	CRU2	CRU reset release confirmation 1 (entire CRU) (ARESETN release confirmation) Check the ARESETN release
		—	bit30 = 0x0	CRU2	CRU reset release confirmation 2 (D-PHY) (S_RESETN release confirmation) Check the S_RESETN release
		—	bit31 = 0x0	CRU3	CRU reset release confirmation 1 (entire CRU) (PRESETN release confirmation) Check the PRESETN release
CPG_RSTMON_6	0x1042_0A18	—	bit0 = 0x0	CRU3	CRU reset release confirmation 1 (entire CRU) (ARESETN release confirmation) Check the ARESETN release
		—	bit1 = 0x0	CRU3	CRU reset release confirmation 2 (D-PHY) (S_RESETN release confirmation) Check the S_RESETN release

1.2 4K RAW12 32.4fps Input Settings (with Full Bypass)

The requirements for 4K RAW12 32.4fps input settings (with full bypass) examples are indicated in **Table 1.4**. The register settings are listed in **Table 1.5**. For the setting procedure, follow the instructions in the *RZ/V2H Group User's Manual: Hardware* and *RZ/V2N Group User's Manual: Hardware* for starting MIPI® CSI-2® input reception.

Table 1.4 4K RAW12 32.4fps Input Settings (with Full Bypass) Examples

Category	Description
Input format and size	IMX415 full screen mode assumed (recording pixel area: 3840 × 2160, 32.4 fps) Pixel area: RAW12: (3840 + 12 + 12) × (2160 + 21 + 11), 32.4 fps Other than images: EBD (embedded data): 1 line Optical black (user defined 8-bit data type 8): 17 + 18 + 1 lines (ignored OB included)
Transfer rate	891 Mbps/lane × 4 lanes
Virtual channel	SVC0 = VC0 (SVC1 to 3 are unused)
Input format	MIPI CSI-2 input: RAW12, user-defined 8-bit data type 8
Interrupt setting	MIPI CSI-2: Enable only error related interrupts, disable interrupts for normal operation. Image converter: Error and designated address forwarding completion interrupt settings
Header and footer	Header (for each line): Yes Footer (for each line): Yes
Image stride	0x0_0000_1780 (6016 bytes)
Output start address	Uses 2 memory banks (MB1, MB2) Output in MIPI recommended memory storage format. MB1: 0x0_4000_0000 (start address of the recording pixel area: 0x0_4005_3BB2) MB2: 0x0_4100_0000 (start address of the recording pixel area: 0x0_4105_3BB2)
Memory image	See Figure 1.1 for details.
Output format	RAW12, optical black (user defined 8-bit data type 8) Does not output EBD (embedded data). ^{*1}

Note 1. Please make additional settings if necessary.




Figure 1.1 Memory Image Table 1

Table 1.5 4K RAW12 32.4fps Input Settings (with Full Bypass) Examples (1/2)

Block	Register Name	Address				Initial Value	Setting Value	Comments
		CRU0	CRU1	CRU2	CRU3			
D-PHY	SWAPCTL	0x1600_0838	0x1601_0838	0x1602_0838	0x1603_0838	0x00000000	0x00000000	DP/DN Swap Control Register Swapping is not used.
	S_DPHYCTL_MSB	0x1600_0834	0x1601_0834	0x1602_0834	0x1603_0834	0x00000090	0x00000090	Bit 1: Deskew Calibration Function Enable/Disable Control 0b: Disables deskew calibration.
	S_TIMCTL	0x1600_081C	0x1601_081C	0x1602_081C	0x1603_081C	0x00000000	0x00001300	Slave Data Lane Control Register for THS-SETTLE 891 Mbps/lane: S_HSSETTLECTL[7:0] = 13h
LINK	CSI2nMCT0	0x1600_0410	0x1601_0410	0x1602_0410	0x1603_0410	0x02000004	0x00000004	[25]: 0b: Disables de-scrambling. [3:0]: 4h: Operates on 4 lanes.
	CSI2nMCT2	0x1600_0418	0x1601_0418	0x1602_0418	0x1603_0418	0x00000000	0x00110009	[24:16]: When the vclk frequency is 630 MHz and the transfer rate is 891 Mbps, set to "11h": ROUNDDOWN ((3*630/(891/8)), 0) + 1 = 17 [8:0]: When the vclk frequency is 630 MHz and the transfer rate is 891 Mbps, set to "9h": ROUNDDOWN ((1.5*630/(891/8)), 0) + 1 = 9
	CSI2nDTEL	0x1600_0460	0x1601_0460	0x1602_0460	0x1603_0460	0x0000000f	0xF77CFF0F	Select all data types supported by the image converter.
	CSI2nDEH	0x1600_0464	0x1601_0464	0x1602_0464	0x1603_0464	0x00000000	0x00FFFF1F	
	CSI2nDLIE0	0x1600_0488	0x1601_0488	0x1602_0488	0x1603_0488	0x00000000	0x0000000D	Data Lane 0 Interrupt Enable Register Bit 3 = 1: When an escape mode entry error (ErrESC) has occurred in lane 0 Bit 2 = 1: When a control error (ErrControl) has occurred in lane 0 Bit 0 = 1: When an SoT error (ErrSoT) has occurred in lane 0
	CSI2nDLIE1	0x1600_0498	0x1601_0498	0x1602_0498	0x1603_0498	0x00000000	0x0000000D	Data Lane 1 Interrupt Enable Register Bit 3 = 1: When an escape mode entry error (ErrESC) has occurred in lane 1 Bit 2 = 1: When a control error (ErrControl) has occurred in lane 1 Bit 0 = 1: When an SoT error (ErrSoT) has occurred in lane 1
	CSI2nDLIE2	0x1600_04A8	0x1601_04A8	0x1602_04A8	0x1603_04A8	0x00000000	0x0000000D	Data Lane 2 Interrupt Enable Register Bit 3 = 1: When an escape mode entry error (ErrESC) has occurred in lane 2 Bit 2 = 1: When a control error (ErrControl) has occurred in lane 2 Bit 0 = 1: When an SoT error (ErrSoT) has occurred in lane 2
	CSI2nDLIE3	0x1600_04B8	0x1601_04B8	0x1602_04B8	0x1603_04B8	0x00000000	0x0000000D	Data Lane 3 Interrupt Enable Register Bit 3 = 1: When an escape mode entry error (ErrESC) has occurred in lane 3 Bit 2 = 1: When a control error (ErrControl) has occurred in lane 3 Bit 0 = 1: When an SoT error (ErrSoT) has occurred in lane 3
	CSI2nVCIE0	0x1600_0508	0x1601_0508	0x1602_0508	0x1603_0508	0x00000000	0x0000033F	Virtual Channel 0 Interrupt Enable Register Bit 9 = 1: When ErrFrameData was detected Bit 8 = 1: When ErrFrameSync was detected Bit 5 = 1: When a 1-bit error was detected and corrected by ECC check Bit 4 = 1: When the data payload length of the packet was detected to be shorter than the value indicated by WC Bit 3 = 1: When an ErrID was detected and the packet was discarded Bit 2 = 1: When a CRC error was detected in a received packet Bit 1 = 1: When a 2-bit error was detected and corrected by ECC check Bit 0 = 1: When a packet less than 4 bytes was received
Image Converter	CRUnCTRL	0x1600_0000	0x1601_0000	0x1602_0000	0x1603_0000	0x00000000	0x00000002	Bit 1: 1b: Everything is ignored (the virtual channel and data type set by registers ICnSVC and ICnNIPDT_C0 to 3L/H are bypassed).
	CRUnIE1	0x1600_0004	0x1601_0004	0x1602_0004	0x1603_0004	0x00000000	0x00000007	CRU Interrupt Enable Register 1 Bit 2 = 1: When a video data AXI-VD DECERR error has occurred Bit 1 = 1: When a video data AXI-VD SLVERR error has occurred Bit 0 = 1: When the FIFO has overflowed
	CRUnIE2	0x1600_0008	0x1601_0008	0x1602_0008	0x1603_0008	0x00000000	0x00060000	CRU Interrupt Enable Register 2 Bit 18: AXI-VD bus write completion interrupt enable control for designated address 2 Bit 17: AXI-VD bus write completion interrupt enable control for designated address 1
	AMnMBVALID	0x1600_0088	0x1601_0088	0x1602_0088	0x1603_0088	0x00000001	0x00000003	Video data transfer destination valid address [0]: 1: MB1 valid [1]: 1: MB2 valid [2 to 7]: 0: MB3 to 8 invalid
	AMnMB1ADDRL	0x1600_0040	0x1601_0040	0x1602_0040	0x1603_0040	0x00000000	0x40000000	Video data transfer destination base address 1 MB1 base address: 0x4000_0000
	AMnMB1ADDRH	0x1600_0044	0x1601_0044	0x1602_0044	0x1603_0044	0x00000000	0x00000000	
	AMnMB2ADDRL	0x1600_0048	0x1601_0048	0x1602_0048	0x1603_0048	0x00000000	0x41000000	Video data transfer destination base address 2 MB2 base address: 0x4100_0000
	AMnMB2ADDRH	0x1600_004C	0x1601_004C	0x1602_004C	0x1603_004C	0x00000000	0x00000000	
	AMnNIAOFL	0x1600_0094	0x1601_0094	0x1602_0094	0x1603_0094	0x00000000	0x00000000	Non-image processing address offset for image processing for video data Non-image processing address offset: 0x0000_0000
	AMnNIAOFH	0x1600_0098	0x1601_0098	0x1602_0098	0x1603_0098	0x00000000	0x00000000	
	AMnIVT1ADDRL	0x1600_00BC	0x1601_00BC	0x1602_00BC	0x1603_00BC	0x00000000	0x40CC857F	AXI-VD Bus Transfer Completion Event Address 1: 0x0_40CC_857F
	AMnIVT1ADDRH	0x1600_00C0	0x1601_00C0	0x1602_00C0	0x1603_00C0	0x00000000	0x00000000	
	AMnIVT2ADDRL	0x1600_00C4	0x1601_00C4	0x1602_00C4	0x1603_00C4	0x00000000	0x41CC857F	AXI-VD Bus Transfer Completion Event Address 2: 0x0_40CC_857F
	AMnIVT2ADDRH	0x1600_00C8	0x1601_00C8	0x1602_00C8	0x1603_00C8	0x00000000	0x00000000	
	AMnIS	0x1600_0128	0x1601_0128	0x1602_0128	0x1603_0128	0x00000000	0x00001780	Line start address offset setting for image stride You can set 128 to 32640 bytes (with a 128-byte step) by setting AMnIS[31:0]. Image stride: 0x0000_1780 (6016 bytes: 3840 pixels × 1.5 bytes + 36 bytes (effective margin) + 32 bytes (header) + 28-byte dummy + 32 bytes (footer) = 5880 bytes: 128-byte blank
	AMnAXIATTR	0x1600_00EC	0x1601_00EC	0x1602_00EC	0x1603_00EC	0x00200150	0x0020015F	Setting the maximum value of AXI-VD burst length for video data (changing the value during AXI-VD operation is prohibited) [3:0]: Fh: Up to 16 bursts
	ICnDTVP	0x1600_01F4	0x1601_01F4	0x1602_01F4	0x1603_01F4	0x00000003	0x00000030	[4]: 1: Adds a header [5]: 1: Adds a footer

Table 1.5 4K RAW12 32.4fps Input Settings (with Full Bypass) Examples (2/2)

Block	Register Name	Address				Initial Value	Setting Value	Comments
		CRU0	CRU1	CRU2	CRU3			
	ICnSVCNUM	0x1600_01F8	0x1601_01F8	0x1602_01F8	0x1603_01F8	0x00000000	0x00000000	Set how many of SVC0 to 3 to use. [1:0]: 00b: Only SVC0 enabled; SVC1 to 3 disabled (initial value)
	ICnSVC	0x1600_01FC	0x1601_01FC	0x1602_01FC	0x1603_01FC	0x00003210	0x00003210	Selected Virtual Channel 0 (SVC0) [3:0]: 0h: Virtual channel 0 selected (initial value)
	ICnNIPDT_COL	0x1600_0204	0x1601_0204	0x1602_0204	0x1603_0204	0x00000000	0x00000000	Data type code selection for non-image processing selected by SVC0
	ICnNIPDT_C0H	0x1600_0208	0x1601_0208	0x1602_0208	0x1603_0208	0x00000000	0x00801000	0x2C (44d): RAW12 0x37 (55d): User defined 8-bit data type 8

1.3 4K RAW10 60.4fps Input Settings (with Full Bypass)

The requirements for 4K RAW10 60.4fps input settings (with full bypass) examples are indicated in **Table 1.6**. The register settings are listed in **Table 1.7**. For the setting procedure, follow the instructions in *the RZ/V2H Group User's Manual: Hardware* and *RZ/V2N Group User's Manual: Hardware for starting MIPI CSI-2 input reception*.

Table 1.6 4K RAW10 60.4fps Input Settings (with Full Bypass) Examples

Category	Description
Input format and size	IMX415 full screen mode assumed (recording pixel area: 3840 × 2160, 60.4 fps) Pixel area: RAW10: (3840 + 12 + 12) × (2160 + 21 + 11), 60.4 fps Other than images: EBD (embedded data): 1 line Optical black (user defined 8-bit data type 8): 17 + 18 + 1 lines (ignored OB included)
Transfer rate	1440 Mbps/lane × 4 lanes
Virtual channel	SVC0 = VC0 (SVC1 to 3 are unused)
Input format	MIPI CSI-2 input: RAW10, user defined 8-bit data type 8
Interrupt setting	MIPI CSI2: Enable only error related interrupts, disable interrupts for normal operation. Image converter: Error and designated address forwarding completion interrupt settings
Header and footer	Header (for each line): Yes Footer (for each line): Yes
Image stride	0x0_0000_1380 (4992 bytes)
Output starting address	Uses 2 memory banks (MB1, MB2) Output in MIPI recommended memory storage format. MB1: 0x0_4000_0000 (starting address of the recording pixel area: 0x0_4004_57AF) MB2: 0x0_4100_0000 (starting address of the recording pixel area: 0x0_4104_57AF)
Memory image	See Figure 1.1 for details.
Output format	RAW10, optical black (user defined 8-bit data type 8) Does not output EBD (embedded data). ^{*1}

Note 1. Please make additional settings if necessary.




Figure 1.2 Memory Image Table 2

Table 1.7 4K RAW10 60.4fps Input Settings (with Full Bypass) Examples (1/2)

Block	Register Name	Address				Initial Value	Setting Value	Comments
		CRU0	CRU1	CRU2	CRU3			
D-PHY	SWAPCTL	0x1600_0838	0x1601_0838	0x1602_0838	0x1603_0838	0x00000000	0x00000000	DP/DN Swap Control Register Swapping is not used.
	S_DPHYCTL_MSB	0x1600_0834	0x1601_0834	0x1602_0834	0x1603_0834	0x00000090	0x00000090	Bit 1: Deskew Calibration Function Enable/Disable Control 0b: Disables deskew calibration.
	S_TIMCTL	0x1600_081C	0x1601_081C	0x1602_081C	0x1603_081C	0x00000000	0x00001F00	Slave Data Lane Control Register for THS-SETTLE 1440 Mbps/lane: S_HSSETTLECTL[7:0] = 1Fh
LINK	CSI2nMCT0	0x1600_0410	0x1601_0410	0x1602_0410	0x1603_0410	0x02000004	0x00000004	[25]: 0b: Disables de-scrambling. [3:0]: 4h: Operates on 4 lanes.
	CSI2nMCT2	0x1600_0418	0x1601_0418	0x1602_0418	0x1603_0418	0x00000000	0x000B0006	[24:16]: When the vclk frequency is 630 MHz and the transfer rate is 1440 Mbps, set to "0Bh": ROUNDDOWN ((3*630/(1440/8)), 0) + 1 = 11 [8:0]: When the vclk frequency is 630 MHz and the transfer rate is 1440 Mbps, set to "6h": ROUNDDOWN ((1.5*630/(1440/8)), 0) + 1 = 6
	CSI2nDTEL	0x1600_0460	0x1601_0460	0x1602_0460	0x1603_0460	0x0000000f	0xF77CFF0F	Select all data types supported by the image converter.
	CSI2nDEH	0x1600_0464	0x1601_0464	0x1602_0464	0x1603_0464	0x00000000	0x00FFFF1F	
	CSI2nDLIE0	0x1600_0488	0x1601_0488	0x1602_0488	0x1603_0488	0x00000000	0x0000000D	Data Lane 0 Interrupt Enable Register Bit 3 = 1: When an escape mode entry error (ErrESC) has occurred in lane 0 Bit 2 = 1: When a control error (ErrControl) has occurred in lane 0 Bit 0 = 1: When an SoT error (ErrSoT) has occurred in lane 0
	CSI2nDLIE1	0x1600_0498	0x1601_0498	0x1602_0498	0x1603_0498	0x00000000	0x0000000D	Data Lane 1 Interrupt Enable Register Bit 3 = 1: When an escape mode entry error (ErrESC) has occurred in lane 1 Bit 2 = 1: When a control error (ErrControl) has occurred in lane 1 Bit 0 = 1: When an SoT error (ErrSoT) has occurred in lane 1
	CSI2nDLIE2	0x1600_04A8	0x1601_04A8	0x1602_04A8	0x1603_04A8	0x00000000	0x0000000D	Data Lane 2 Interrupt Enable Register Bit 3 = 1: When an escape mode entry error (ErrESC) has occurred in lane 2 Bit 2 = 1: When a control error (ErrControl) has occurred in lane 2 Bit 0 = 1: When an SoT error (ErrSoT) has occurred in lane 2
	CSI2nDLIE3	0x1600_04B8	0x1601_04B8	0x1602_04B8	0x1603_04B8	0x00000000	0x0000000D	Data Lane 3 Interrupt Enable Register Bit 3 = 1: When an escape mode entry error (ErrESC) has occurred in lane 3 Bit 2 = 1: When a control error (ErrControl) has occurred in lane 3 Bit 0 = 1: When an SoT error (ErrSoT) has occurred in lane 3
	CSI2nVCIE0	0x1600_0508	0x1601_0508	0x1602_0508	0x1603_0508	0x00000000	0x0000033F	Virtual Channel 0 Interrupt Enable Register Bit 9 = 1: When ErrFrameData was detected Bit 8 = 1: When ErrFrameSync was detected Bit 5 = 1: When a 1-bit error was detected and corrected by ECC check Bit 4 = 1: When the data payload length of the packet was detected to be shorter than the value indicated by WC Bit 3 = 1: When an ErrID was detected and the packet was discarded Bit 2 = 1: When a CRC error was detected in a received packet Bit 1 = 1: When a 2-bit error was detected and corrected by ECC check Bit 0 = 1: When a packet less than 4 bytes was received
	CRUnCTRL	0x1600_0000	0x1601_0000	0x1602_0000	0x1603_0000	0x00000000	0x00000002	Bit 1: 1: Everything is ignored (the virtual channel and data type set by registers ICnSVC and ICnNIPDT_C0 to 3L/H are bypassed).
Image Converter	CRUnIE1	0x1600_0004	0x1601_0004	0x1602_0004	0x1603_0004	0x00000000	0x00000007	CRU Interrupt Enable Register 1 Bit 2 = 1: When a video data AXI-VD DECERR error has occurred Bit 1 = 1: When a video data AXI-VD SLVERR error has occurred Bit 0 = 1: When the FIFO has overflowed
	CRUnIE2	0x1600_0008	0x1601_0008	0x1602_0008	0x1603_0008	0x00000000	0x00060000	CRU Interrupt Enable Register 2 Bit 18: AXI-VD bus write completion interrupt enable control for designated address 2 Bit 17: AXI-VD bus write completion interrupt enable control for designated address 1
	AMnMBVALID	0x1600_0088	0x1601_0088	0x1602_0088	0x1603_0088	0x00000001	0x00000003	Video data transfer destination valid address [0]: 1: MB1 valid [1]: 1: MB2 valid [2 to 7]: 0: MB3 to 8 invalid
	AMnMB1ADDRL	0x1600_0040	0x1601_0040	0x1602_0040	0x1603_0040	0x00000000	0x40000000	Video data transfer destination base address 1 MB1 base address: 0x4000_0000
	AMnMB1ADDRH	0x1600_0044	0x1601_0044	0x1602_0044	0x1603_0044	0x00000000	0x00000000	
	AMnMB2ADDRL	0x1600_0048	0x1601_0048	0x1602_0048	0x1603_0048	0x00000000	0x41000000	Video data transfer destination base address 2 MB2 base address: 0x4100_0000
	AMnMB2ADDRH	0x1600_004C	0x1601_004C	0x1602_004C	0x1603_004C	0x00000000	0x00000000	
	AMnNIAOFL	0x1600_0094	0x1601_0094	0x1602_0094	0x1603_0094	0x00000000	0x00000000	Non-image processing address offset for image processing for video data Non-image processing address offset: 0x0000_0000
	AMnNIAOFH	0x1600_0098	0x1601_0098	0x1602_0098	0x1603_0098	0x00000000	0x00000000	
	AMnIVT1ADDRL	0x1600_00BC	0x1601_00BC	0x1602_00BC	0x1603_00BC	0x00000000	0x40A9B59F	AXI-VD Bus Transfer Completion Event Address 1: 0x0_40A9_B59F
	AMnIVT1ADDRH	0x1600_00C0	0x1601_00C0	0x1602_00C0	0x1603_00C0	0x00000000	0x00000000	
	AMnIVT2ADDRL	0x1600_00C4	0x1601_00C4	0x1602_00C4	0x1603_00C4	0x00000000	0x41A9B59F	AXI-VD Bus Transfer Completion Event Address 2: 0x0_41A9_B59F
	AMnIVT2ADDRH	0x1600_00C8	0x1601_00C8	0x1602_00C8	0x1603_00C8	0x00000000	0x00000000	
	AMnIS	0x1600_0128	0x1601_0128	0x1602_0128	0x1603_0128	0x00000000	0x00001380	Line start address offset setting for image stride You can set 128 to 32640 bytes (with a 128-byte step) by setting AMnIS[31:0]. Image stride: 0x0000_1380 (4992 bytes: 3840 pixels × 1.25 bytes + 30 bytes (effective margin) + 32 bytes (header) + 2-byte dummy + 32 bytes (footer) = 4894 bytes: 98-byte blank)
	AMnAXIATTR	0x1600_00EC	0x1601_00EC	0x1602_00EC	0x1603_00EC	0x00200150	0x0020015F	Setting the maximum value of AXI-VD burst length for video data (changing the value during AXI-VD operation is prohibited) [3:0]: Fh: Up to 16 bursts
	ICnDTVP	0x1600_01F4	0x1601_01F4	0x1602_01F4	0x1603_01F4	0x00000003	0x00000030	[4]: 1: Adds a header [5]: 1: Adds a footer

Table 1.7 4K RAW10 60.4fps Input Settings (with Full Bypass) Examples (2/2)

Block	Register Name	Address				Initial Value	Setting Value	Comments
		CRU0	CRU1	CRU2	CRU3			
	ICnSVCNUM	0x1600_01F8	0x1601_01F8	0x1602_01F8	0x1603_01F8	0x00000000	0x00000000	Set how many of SVC0 to 3 to use. [1:0]: 00: Only SVC0 enabled; SVC1 to 3 disabled (initial value)
	ICnSVC	0x1600_01FC	0x1601_01FC	0x1602_01FC	0x1603_01FC	0x00003210	0x00003210	Selected Virtual Channel 0 (SVC0) [3:0]: 0h: Virtual channel 0 selected (initial value)
	ICnNIPDT_COL	0x1600_0204	0x1601_0204	0x1602_0204	0x1603_0204	0x00000000	0x00000000	Data type code selection for non-image processing selected by SVC0
	ICnNIPDT_C0H	0x1600_0208	0x1601_0208	0x1602_0208	0x1603_0208	0x00000000	0x00800800	0x2B (43d): RAW10 0x37 (55d): User defined 8-bit data type 8

1.4 IMX415 DOL 2 Frame Input Settings

The requirements for IMX415 DOL 2 frame input examples are indicated in **Table 1.8**. The register settings are listed in **Table 1.9**. For the setting procedure, follow the instructions in the *RZ/V2H Group User's Manual: Hardware* and *RZ/V2N Group User's Manual: Hardware for starting MIPI CSI-2 input reception*.

Table 1.8 IMX415 DOL 2 Frame Input Examples (1/2)


Category	Description															
Input format and size	IMX415 DOL 2 frame/full screen mode/virtual channel output (no XVS spanning) assumed (Recording pixel area: 3840 × 2160, 31.5 fps (before synthesis)) Pixel area: RAW10: (3840 + 12 + 12) × (2160 + 21 + 11), 31.5 fps (before synthesis) Other than images: EBD (embedded data): 1 line Optical black (user defined 8-bit data type 8): 16 + 18 + 1 lines (ignored OB included)															
																
Transfer rate	1440 Mbps/lane × 4 lanes															
Virtual channel	SVC0 = VC0, SVC1 = VC1 (SVC2 and 3 are unused) <table><tr><th>Output Frame</th><th colspan="2">Virtual Channel [1:0]</th></tr><tr><td></td><td>DOL 2 frame</td><td>DOL 3 frame</td></tr><tr><td>LEF</td><td>0h</td><td>0h</td></tr><tr><td>SEF1</td><td>1h</td><td>1h</td></tr><tr><td>SEF2</td><td>—</td><td>2h</td></tr></table>	Output Frame	Virtual Channel [1:0]			DOL 2 frame	DOL 3 frame	LEF	0h	0h	SEF1	1h	1h	SEF2	—	2h
Output Frame	Virtual Channel [1:0]															
	DOL 2 frame	DOL 3 frame														
LEF	0h	0h														
SEF1	1h	1h														
SEF2	—	2h														
Input format	MIPI CSI-2 input: RAW10, user defined 8-bit data type 8															
Interrupt setting	MIPI CSI-2: Enable only error related interrupts, disable interrupts for normal operation Image converter: Error and designated address forwarding completion interrupt settings															
Header and footer	Header (for each line): Yes Footer (for each line): Yes															
Image stride	0x0_0000_1380 (4992 bytes)															

Table 1.8 IMX415 DOL 2 Frame Input Examples (2/2)

Category	Description
Output starting address	Uses 2 memory banks (MB1, MB2) and SVC0 and 1 (SVCAOF). Outputs in MIPI recommended memory storage format. MB1: 0x0_4000_0000 (starting address of the recording pixel area: 0x0_4004_442F) MB2: 0x0_5000_0000 (starting address of the recording pixel area: 0x0_5004_442F) SVCAOF: 0x0_0100_0000
Memory image	See Figure 1.3 and Figure 1.4 for details.
Output format	RAW10, optical black (user defined 8-bit data type 8) Does not output EDB (embedded data). ^{*1}

Note 1. Please make additional settings if necessary.




Figure 1.3 Memory Image (MB1) Table 3



Table 1.9 IMX415 DOL 2 Frame Input Examples (Register Settings) (1/2)

Block	Register Name	Address				Initial Value	Setting Value	Comments
		CRU0	CRU1	CRU2	CRU3			
D-PHY	SWAPCTL	0x1600_0838	0x1601_0838	0x1602_0838	0x1603_0838	0x00000000	0x00000000	DP/DN Swap Control Register Swapping is not used.
	S_DPHYCTL_MSB	0x1600_0834	0x1601_0834	0x1602_0834	0x1603_0834	0x00000090	0x00000090	Bit 1: Deskew Calibration Function Enable/Disable Control 0b: Disables deskew calibration.
	S_TIMCTL	0x1600_081C	0x1601_081C	0x1602_081C	0x1603_081C	0x00000000	0x00001F00	Slave Data Lane Control Register for THS-SETTLE 1440 Mbps/lane: S_HSSETTLECTL[7:0] = 1Fh
LINK	CSI2nMCT0	0x1600_0410	0x1601_0410	0x1602_0410	0x1603_0410	0x02000004	0x00000004	[25]: 0b: Disables de-scrambling. [3:0]: 4h: Operates on 4 lanes.
	CSI2nMCT2	0x1600_0418	0x1601_0418	0x1602_0418	0x1603_0418	0x00000000	0x000B0006	[24:16]: When the vclk frequency is 630 MHz and the transfer rate is 1440 Mbps, set to "0Bh": ROUNDDOWN ((3*630/(1440/8)), 0) + 1 = 11 [8:0]: When the vclk frequency is 630 MHz and the transfer rate is 1440 Mbps, set to "6h": ROUNDDOWN ((1.5*630/(1440/8)), 0) + 1 = 6
	CSI2nDTEL	0x1600_0460	0x1601_0460	0x1602_0460	0x1603_0460	0x0000000f	0xF77CFF0F	Select data types supported by the image converter.
	CSI2nDETH	0x1600_0464	0x1601_0464	0x1602_0464	0x1603_0464	0x00000000	0x00FFFF1F	
	CSI2nDLIE0	0x1600_0488	0x1601_0488	0x1602_0488	0x1603_0488	0x00000000	0x0000000D	Data Lane 0 Interrupt Enable Register Bit 3 = 1: When an escape mode entry error (ErrESC) has occurred in lane 0 Bit 2 = 1: When a control error (ErrControl) has occurred in lane 0 Bit 0 = 1: When an SoT error (ErrSoTHS) has occurred in lane 0
	CSI2nDLIE1	0x1600_0498	0x1601_0498	0x1602_0498	0x1603_0498	0x00000000	0x0000000D	Data Lane 1 Interrupt Enable Register Bit 3 = 1: When an escape mode entry error (ErrESC) has occurred in lane 1 Bit 2 = 1: When a control error (ErrControl) has occurred in lane 1 Bit 0 = 1: When an SoT error (ErrSoTHS) has occurred in lane 1
	CSI2nDLIE2	0x1600_04A8	0x1601_04A8	0x1602_04A8	0x1603_04A8	0x00000000	0x0000000D	Data Lane 2 Interrupt Enable Register Bit 3 = 1: When an escape mode entry error (ErrESC) has occurred in lane 2 Bit 2 = 1: When a control error (ErrControl) has occurred in lane 2 Bit 0 = 1: When an SoT error (ErrSoTHS) has occurred in lane 2
	CSI2nDLIE3	0x1600_04B8	0x1601_04B8	0x1602_04B8	0x1603_04B8	0x00000000	0x0000000D	Data Lane 3 Interrupt Enable Register Bit 3 = 1: When an escape mode entry error (ErrESC) has occurred in lane 3 Bit 2 = 1: When a control error (ErrControl) has occurred in lane 3 Bit 0 = 1: When an SoT error (ErrSoTHS) has occurred in lane 3
	CSI2nVCIE0	0x1600_0508	0x1601_0508	0x1602_0508	0x1603_0508	0x00000000	0x0000033F	Virtual Channel 0 Interrupt Enable Register Bit 9 = 1: When ErrFrameData was detected Bit 8 = 1: When ErrFrameSync was detected Bit 5 = 1: When a 1-bit error was detected and corrected by ECC check Bit 4 = 1: When the data payload length of the packet was detected to be shorter than the value indicated by WC Bit 3 = 1: When an ErrID was detected and the packet was discarded Bit 2 = 1: When a CRC error was detected in a received packet Bit 1 = 1: When a 2-bit error was detected and corrected by ECC check Bit 0 = 1: When a packet less than 4 bytes was received
Image Converter	CRUnCTRL	0x1600_0000	0x1601_0000	0x1602_0000	0x1603_0000	0x00000000	0x00000002	Bit 1: 1: Everything is ignored (the virtual channel and data type set by registers ICnSVC and ICnNIPDT_C0 to 3L/H are bypassed).
	CRUnIE1	0x1600_0004	0x1601_0004	0x1602_0004	0x1603_0004	0x00000000	0x00000007	CRU Interrupt Enable Register 1 Bit 2 = 1: When a video data AXI-VD DECERR error has occurred Bit 1 = 1: When a video data AXI-VD SLVERR error has occurred Bit 0 = 1: When the FIFO has overflowed
	CRUnIE2	0x1600_0008	0x1601_0008	0x1602_0008	0x1603_0008	0x00000000	0x00060000	CRU Interrupt Enable Register 2 Bit 18: AXI-VD bus write completion interrupt enable control for designated address 2 Bit 17: AXI-VD bus write completion interrupt enable control for designated address 1
	AMnMBVALID	0x1600_0088	0x1601_0088	0x1602_0088	0x1603_0088	0x00000001	0x00000003	Video data transfer destination valid address [0]: 1: MB1 valid [1]: 1: MB2 valid [2 to 7]: 0: MB3 to 8 invalid
	AMnMB1ADDRL	0x1600_0040	0x1601_0040	0x1602_0040	0x1603_0040	0x00000000	0x40000000	Video data transfer destination base address 1 MB1 base address: 0x4000_0000
	AMnMB1ADDRH	0x1600_0044	0x1601_0044	0x1602_0044	0x1603_0044	0x00000000	0x00000000	
	AMnMB2ADDRL	0x1600_0048	0x1601_0048	0x1602_0048	0x1603_0048	0x00000000	0x50000000	Video data transfer destination base address 2 MB2 base address: 0x5000_0000
	AMnMB2ADDRH	0x1600_004C	0x1601_004C	0x1602_004C	0x1603_004C	0x00000000	0x00000000	
	AMnNIAOFL	0x1600_0094	0x1601_0094	0x1602_0094	0x1603_0094	0x00000000	0x00000000	Non-image processing address offset for image processing for video data Non-image processing address offset: 0x0000_0000
	AMnNIAOFH	0x1600_0098	0x1601_0098	0x1602_0098	0x1603_0098	0x00000000	0x00000000	
	AMnSVCAOFL	0x1600_009C	0x1601_009C	0x1602_009C	0x1603_009C	0x00000000	0x01000000	SVC Data Address Offset Register: 0x0_0100_0000
	AMnSVCAOFH	0x1600_00A0	0x1601_00A0	0x1602_00A0	0x1603_00A0	0x00000000	0x00000000	
	AMnIVT1ADDRL	0x1600_00BC	0x1601_00BC	0x1602_00BC	0x1603_00BC	0x00000000	0x41A9A21F	AXI-VD Bus Transfer Completion Event Address 1: 0x0_41A9_A21F
	AMnIVT1ADDRH	0x1600_00C0	0x1601_00C0	0x1602_00C0	0x1603_00C0	0x00000000	0x00000000	
	AMnIVT2ADDRL	0x1600_00C4	0x1601_00C4	0x1602_00C4	0x1603_00C4	0x00000000	0x51A9A21F	AXI-VD Bus Transfer Completion Event Address 2: 0x0_51A9_A21F
	AMnIVT2ADDRH	0x1600_00C8	0x1601_00C8	0x1602_00C8	0x1603_00C8	0x00000000	0x00000000	
	AMnIS	0x1600_0128	0x1601_0128	0x1602_0128	0x1603_0128	0x00000000	0x00001380	Line start address offset setting for image stride You can set 128 to 32640 bytes (with a 128-byte step) by setting AMnIS[31:0]. Image stride: 0x0000_1380 (4992 bytes: 3840 pixels × 1.25 bytes + 30 bytes (effective margin) + 32 bytes (header) + 2-byte dummy + 32 bytes (footer) = 4894 bytes: 98-byte blank)
	AMnAXIATTR	0x1600_00EC	0x1601_00EC	0x1602_00EC	0x1603_00EC	0x00200150	0x0020015F	Setting the maximum value of AXI-VD burst length for video data (changing the value during AXI-VD operation is prohibited) [3:0]: Fh: Up to 16 bursts

Table 1.9 IMX415 DOL 2 Frame Input Examples (Register Settings) (2/2)

Block	Register Name	Address				Initial Value	Setting Value	Comments
		CRU0	CRU1	CRU2	CRU3			
	ICnDTVP	0x1600_01F4	0x1601_01F4	0x1602_01F4	0x1603_01F4	0x00000003	0x00000030	[4]: 1: Adds a header [5]: 1: Adds a footer
	ICnSVCNUM	0x1600_01F8	0x1601_01F8	0x1602_01F8	0x1603_01F8	0x00000000	0x00000001	Set how many of SVC0 to 3 to use. [1:0]: 01b : SVC0 and 1 enabled; SVC2 and 3 disabled
	ICnSVC	0x1600_01FC	0x1601_01FC	0x1602_01FC	0x1603_01FC	0x00003210	0x00003210	Selected Virtual Channel 0 (SVC0) [3:0]: 0h: Virtual channel 0 selected (initial value)
	ICnNIPDT_C0L	0x1600_0204	0x1601_0204	0x1602_0204	0x1603_0204	0x00000000	0x00000000	Data type code selection for non-image processing selected by SVC0 0x2B (43d): RAW10 0x37 (55d): User defined 8-bit data type 8
	ICnNIPDT_C0H	0x1600_0208	0x1601_0208	0x1602_0208	0x1603_0208	0x00000000	0x00800800	
	ICnNIPDT_C1L	0x1600_0264	0x1601_0264	0x1602_0264	0x1603_0264	0x00000000	0x00000000	Data type code selection for non-image processing selected by SVC1 0x2B (43d): RAW10 0x37 (55d): User defined 8-bit data type 8
	ICnNIPDT_C1H	0x1600_0268	0x1601_0268	0x1602_0268	0x1603_0268	0x00000000	0x00800800	

1.5 Dual YUV Camera Module Connection Settings

The specifications of this example are listed in **Table 1.10**. The input data specifications follow those of the camera module (e-CAM22_CURZH). The register settings are listed in **Table 1.11**. For the setting procedure, follow the instructions in the *RZ/V2H Group User's Manual: Hardware* and *RZ/V2N Group User's Manual: Hardware*. for starting MIPI CSI-2 input reception.

Table 1.10 Dual YUV Camera Module Connection Examples

Category	Description
Input format and size	Input data: Format: YUV422 (UYVY) Size: FHD (1920 × 1080) Frame rate: 60 fps
Transfer rate	841 Mbps/lane × 4 lanes
Virtual channel	CRU0: SVC0 = VC0 (SVC1 to 3 are unused) CRU1: SVC0 = VC0 (SVC1 to 3 are unused)
Input format	MIPI CSI-2 input: YUV422 8-bit
Interrupt setting	MIPI CSI-2: Disable Image converter: Enable only the frame end interrupt of SVC0
Header and footer	Header (for each line): No Footer (for each line): No
Image stride	0x0_0000_0F00 (3840 bytes)
Output starting address	Uses 1 memory bank (MB1). Outputs in CRU 64-bit packed pixel format. CRU0 MB1: 0x0_5A80_0000 (starting address of the recording pixel area: 0x0_5AA9_C460) CRU1 MB1: 0x0_5CC0_0000 (starting address of the recording pixel area: 0x0_5CD5_3BA0)
Memory image	YUYV format (Y 1st)
Output format	315 MHz

Table 1.11 Dual YUV Camera Module Connection Examples (Register Settings)

Block	Register Name	Address				Initial Value	Setting Value	Comments
		CRU0	CRU1	CRU2	CRU3			
D-PHY	SWAPCTL	0x1600_0838	0x1601_0838	0x1602_0838	0x1603_0838	0x00000000	0x00000000	DP/DN Swap Control Register Swapping is not used.
	S_DPHYCTL_MSB	0x1600_0834	0x1601_0834	0x1602_0834	0x1603_0834	0x00000090	0x00000090	Bit 1: Deskew Calibration Function Enable/Disable Control 0b: Disables deskew calibration.
	S_TIMCTL	0x1600_081C	0x1601_081C	0x1602_081C	0x1603_081C	0x00000000	0x00001200	Slave Data Lane Control Register for THS-SETTLE 850 Mbps/lane: S_HSSETTLECTL[7:0] = 12h
LINK	CSI2nMCT0	0x1600_0410	0x1601_0410	0x1602_0410	0x1603_0410	0x02000004	0x00000004	[25]: 0b: Disables de-scrambling. [3:0]: 4: Operates on 4 lanes.
	CSI2nMCT2	0x1600_0418	0x1601_0418	0x1602_0418	0x1603_0418	0x00000000	0x00090005	[24:16]: When the vclk frequency is 315 MHz and the transfer rate is 841 Mbps, set to "9h": ROUNDDOWN ((3*315/(841/8)), 0) + 1 = 9 [8:0]: When the vclk frequency is 315 MHz and the transfer rate is 841 Mbps, set to "5h": ROUNDDOWN ((1.5*315/(841/8)), 0) + 1 = 5
	CSI2nDTEL	0x1600_0460	0x1601_0460	0x1602_0460	0x1603_0460	0x0000000f	0xF77CFF0F	Select all data types supported by the image converter.
	CSI2nDETH	0x1600_0464	0x1601_0464	0x1602_0464	0x1603_0464	0x00000000	0x00FFFF1F	
Image Converter	CRUnIE2	0x1600_0008	0x1601_0008	0x1602_0008	0x1603_0008	0x00000000	0x00000002	CRU Interrupt Enable Register 2 Bit 1: SVC0 frame end interrupt enable control
	AMnMBVALID	0x1600_0088	0x1601_0088	0x1602_0088	0x1603_0088	0x00000001	0x0000000F	Video data transfer destination valid address [0]: 1: MB1 valid [1]: 1: MB2 valid [2]: 1: MB3 valid [3]: 1: MB4 valid [4 to 7]: 0: MB5 to 8 invalid
	AMnMB1ADDRL	0x1600_0040	0x1601_0040	0x1602_0040	0x1603_0040	0x00000000	CRU0: 0x5A800000 CRU1: 0x5CC00000	Video data transfer destination base address 1 MB1 base address: CRU0: 0x5A80_0000 CRU1: 0x5CC0_0000
	AMnMB1ADDRH	0x1600_0044	0x1601_0044	0x1602_0044	0x1603_0044	0x00000000	0x00000000	
	AMnNIAOFL	0x1600_0094	0x1601_0094	0x1602_0094	0x1603_0094	0x00000000	0x00000000	Non-image processing address offset for image processing for video data
	AMnNIAOFH	0x1600_0098	0x1601_0098	0x1602_0098	0x1603_0098	0x00000000	0x00000000	Non-image processing address offset: 0x0000_0000
	AMnIS	0x1600_0128	0x1601_0128	0x1602_0128	0x1603_0128	0x00000000	0x00000F00	Line start address offset setting for image stride You can set 128 to 32640 bytes (with a 128-byte step) by setting AMnIS[31:0]. Image stride: 0x0000_0F00 (3840 bytes)
	AMnAXIATTR	0x1600_00EC	0x1601_00EC	0x1602_00EC	0x1603_00EC	0x00200150	0x00200158	Setting the maximum value of AXI-VD burst length for video data (changing the value during AXI-VD operation is prohibited) [3:0]: 8h: Up to 8 burstst
	ICnSVC	0x1600_01FC	0x1601_01FC	0x1602_01FC	0x1603_01FC	0x00003210	0x00003210	Selected Virtual Channel 0 (SVC0) [3:0]: 0h: Virtual channel 0 selected (initial value)

1.6 Virtual Channel Camera Input Settings

The specifications of this example are listed in **Table 1.12**. In this example, two virtual channels (VC0 and VC1) are input to the MIPI-CSI block of CRU0, and then the Image Converter block of CRU0 processes VC0 while the Image Converter block of CRU1 processes VC1 (see **Figure 1.5**).

The register settings are listed in **Table 1.13**. For the setting procedure, follow the instructions in the *RZ/V2H Group User's Manual: Hardware* and *RZ/V2N Group User's Manual: Hardware* for starting MIPI CSI-2 input reception.

Table 1.12 Dual Camera Connection with Virtual Channel Examples

Category	Description
Input format and size	IMX415 full screen mode assumed (recording pixel area: 3840 × 2160, 32.4 fps) Pixel area: RAW10: (3840 + 12 + 12) × (2160 + 21 + 11), 32.4 fps
Transfer rate	1782 Mbps/lane × 4 lanes
Virtual channel	CRU0: SVC0 = VC0 (SVC1 to 3 are unused) CRU1: SVC0 = VC1 (SVC1 to 3 are unused)
Input format	MIPI CSI-2 input: RAW10
Interrupt setting	MIPI CSI-2: Disable. Image Converter: Error and designated address forwarding completion interrupt settings
Header and footer	Header (for each line): No Footer (for each line): No
Image stride	0x0_0000_1300 (4864 bytes)
Output starting address	Uses 4 memory banks (MB1 to MB4). Outputs in MIPI recommended memory storage format. CRU0 MB1: 0x0_B400_0000 (starting address of the recording pixel area: 0x0_B504_9000) MB2: 0x0_B520_0000 (starting address of the recording pixel area: 0x0_B624_9000) MB3: 0x0_B640_0000 (starting address of the recording pixel area: 0x0_B744_9000) MB4: 0x0_B760_0000 (starting address of the recording pixel area: 0x0_B864_9000) CRU1 MB1: 0x0_B880_0000 (starting address of the recording pixel area: 0x0_B984_9000) MB2: 0x0_B9A0_0000 (starting address of the recording pixel area: 0x0_BAA4_9000) MB3: 0x0_BBE0_0000 (starting address of the recording pixel area: 0x0_BCE4_9000) MB4: 0x0_BD00_0000 (starting address of the recording pixel area: 0x0_BE04_9000)
Output format	RAW10




Figure 1.5 CRU0 and CRU1 Block Diagram for VC Camera Case

Table 1.13 Dual Camera Connection with Virtual Channel Examples (Register Settings) (1/2)

Block	Register Name	Address				Initial Value	Setting Value	Comments
		CRU0	CRU1	CRU2	CRU3			
D-PHY	SWAPCTL	0x1600_0838	0x1601_0838	0x1602_0838	0x1603_0838	0x00000000	0x00000000	DP/DN Swap Control Register Swapping is not used.
	S_DPHYCTL_MSB	0x1600_0834	0x1601_0834	0x1602_0834	0x1603_0834	0x00000092	0x00000092	Bit 1: Deskew Calibration Function Enable/Disable Control 1b: Enables deskew calibration.
	S_TIMCTL	0x1600_081C	0x1601_081C	0x1602_081C	0x1603_081C	0x00000000	0x00002700	Slave Data Lane Control Register for THS-SETTLE 1782 Mbps/lane: S_HSSETTLECTL[7:0] = 27h
LINK	CSI2nMCT0	0x1600_0410	0x1601_0410	0x1602_0410	0x1603_0410	0x02000004	0x00000004	[25]: 0b: Disables de-scrambling. [3:0]: 4h: Operates on 4 lanes.
	CSI2nMCT2	0x1600_0418	0x1601_0418	0x1602_0418	0x1603_0418	0x00000000	0x00090005	[24:16]: When the vclk frequency is 630 MHz and the transfer rate is 1782 Mbps, set to "09h": $\text{ROUNDDOWN}((3 \times 630 / (1782/8)), 0) + 1 = 9$ [8:0]: When the vclk frequency is 630 MHz and the transfer rate is 1782 Mbps, set to "5h": $\text{ROUNDDOWN}((1.5 \times 630 / (1440/8)), 0) + 1 = 5$
	CSI2nDTEL	0x1600_0460	0x1601_0460	0x1602_0460	0x1603_0460	0x0000000f	0xF77CFF0F	Select all data types supported by the image converter.
	CSI2nDETH	0x1600_0464	0x1601_0464	0x1602_0464	0x1603_0464	0x00000000	0x00FFFF1F	
Image Converter	CRUnCTRL	0x1600_0000	0x1601_0000	0x1602_0000	0x1603_0000	0x00000000	CRU0: 0x00000000 CRU1: 0x00000001	Bit 0: 1: MIPI data input from CH0
	CRUnIE1	0x1600_0004	0x1601_0004	0x1602_0004	0x1603_0004	0x00000000	0x00000007	CRU Interrupt Enable Register 1 Bit 2 = 1: When a video data AXI-VD DECERR error has occurred Bit 1 = 1: When a video data AXI-VD SLVERR error has occurred Bit 0 = 1: When the FIFO has overflowed
	CRUnIE2	0x1600_0008	0x1601_0008	0x1602_0008	0x1603_0008	0x00000000	0x001E0002	CRU Interrupt Enable Register 2 [20:17] AXI-VD bus write completion interrupt enable (video data-related) for designated addresses 1 to 4 [1] SVC0 frame end interrupt enable
	AMnMBVALID	0x1600_0088	0x1601_0088	0x1602_0088	0x1603_0088	0x00000001	0x0000000F	Video data transfer destination valid address [0]: 1: MB1 valid [1]: 1: MB2 valid [2]: 1: MB3 valid [3]: 1: MB4 valid [4 to 7]: 0: MB5 to 8 invalid
	AMnMB1ADDRL	0x1600_0040	0x1601_0040	0x1602_0040	0x1603_0040	0x00000000	CRU0: 0xB4000000 CRU1: 0xB8800000	Video data transfer destination base address 1 MB1 base address: CRU0: 0xB400_0000 CRU1: 0xB880_0000
	AMnMB1ADDRH	0x1600_0044	0x1601_0044	0x1602_0044	0x1603_0044	0x00000000	0x00000000	
	AMnMB2ADDRL	0x1600_0048	0x1601_0048	0x1602_0048	0x1603_0048	0x00000000	CRU0: 0xB5200000 CRU1: 0xB9A00000	Video data transfer destination base address 2 MB2 base address: CRU0: 0xB520_0000 CRU1: 0xB9A0_0000
	AMnMB2ADDRH	0x1600_004C	0x1601_004C	0x1602_004C	0x1603_004C	0x00000000	0x00000000	
	AMnMB3ADDRL	0x1600_0050	0x1601_0050	0x1602_0050	0x1603_0050	0x00000000	CRU0: 0xB6400000 CRU1: 0xBBE00000	Video data transfer destination base address 3 MB3 base address: CRU0: 0xB640_0000 CRU1: 0xBBE0_0000
	AMnMB3ADDRH	0x1600_0054	0x1601_0054	0x1602_0054	0x1603_0054	0x00000000	0x00000000	
	AMnMB4ADDRL	0x1600_0058	0x1601_0058	0x1602_0058	0x1603_0058	0x00000000	CRU0: 0xB7600000 CRU1: 0xBD000000	Video data transfer destination base address 4 MB4 base address: CRU0: 0xB760_0000 CRU1: 0xBD00_0000
	AMnMB4ADDRH	0x1600_005C	0x1601_005C	0x1602_005C	0x1603_005C	0x00000000	0x00000000	
	AMnNIAOFL	0x1600_0094	0x1601_0094	0x1602_0094	0x1603_0094	0x00000000	0x00000000	Non-image processing address offset for image processing for video data
	AMnNIAOFH	0x1600_0098	0x1601_0098	0x1602_0098	0x1603_0098	0x00000000	0x00000000	Non-image processing address offset: 0x0000_0000
	AMnSVCAOFL	0x1600_009C	0x1601_009C	0x1602_009C	0x1603_009C	0x00000000	0x01049000	SVC Data Address Offset Register:
	AMnSVCAOFH	0x1600_00A0	0x1601_00A0	0x1602_00A0	0x1603_00A0	0x00000000	0x00000000	0x0_1049_0000
	AMnIVT1ADDRL	0x1600_00BC	0x1601_00BC	0x1602_00BC	0x1603_00BC	0x00000000	CRU0: 0xB5049000 CRU1: 0xB9849000	AXI-VD Bus Transfer Completion Event Address 1: CRU0: 0xB504_9000 CRU1: 0xB984_9000
	AMnIVT1ADDRH	0x1600_00C0	0x1601_00C0	0x1602_00C0	0x1603_00C0	0x00000000	0x00000000	
	AMnIVT2ADDRL	0x1600_00C4	0x1601_00C4	0x1602_00C4	0x1603_00C4	0x00000000	CRU0: 0xB6249000 CRU1: 0xBAA49000	AXI-VD Bus Transfer Completion Event Address 2: CRU0: 0xB624_9000 CRU1: 0xBAA4_9000
	AMnIVT2ADDRH	0x1600_00C8	0x1601_00C8	0x1602_00C8	0x1603_00C8	0x00000000	0x00000000	
	AMnIVT3ADDRL	0x1600_00CC	0x1601_00CC	0x1602_00CC	0x1603_00CC	0x00000000	CRU0: 0xB7449000 CRU1: 0xBCE49000	AXI-VD Bus Transfer Completion Event Address 3: CRU0: 0xB744_9000 CRU1: 0xBCE4_9000
	AMnIVT3ADDRH	0x1600_00D0	0x1601_00D0	0x1602_00D0	0x1603_00D0	0x00000000	0x00000000	
	AMnIVT4ADDRL	0x1600_00D4	0x1601_00D4	0x1602_00D4	0x1603_00D4	0x00000000	CRU0: 0xB8649000 CRU1: 0xBE049000	AXI-VD Bus Transfer Completion Event Address 4: CRU0: 0xB864_9000 CRU1: 0xBE04_9000

Table 1.13 Dual Camera Connection with Virtual Channel Examples (Register Settings) (2/2)

Block	Register Name	Address				Initial Value	Setting Value	Comments
		CRU0	CRU1	CRU2	CRU3			
	AMnIVT4ADDRH	0x1600_00D8	0x1601_00D8	0x1602_00D8	0x1603_00D8	0x00000000	0x00000000	
	AMnIS	0x1600_0128	0x1601_0128	0x1602_0128	0x1603_0128	0x00000000	0x00001300	Line start address offset setting for image stride You can set 128 to 32640 bytes (with a 128-byte step) by setting AMnIS[31:0]. Image stride: 0x0000_1300 (4864 bytes)
	AMnAXIATTR	0x1600_00EC	0x1601_00EC	0x1602_00EC	0x1603_00EC	0x00200150	0x00200156	Setting the maximum value of AXI-VD burst length for video data (changing the value during AXI-VD operation is prohibited) [3:0]: 6h: Up to 7 bursts
	ICnSVCNUM	0x1600_01F8	0x1601_01F8	0x1602_01F8	0x1603_01F8	0x00000000	0x00000000	Set how many of SVC0 to 3 to use. [1:0]: 00b: SVC0 enabled; SVC1 to 3 disabled
	ICnSVC	0x1600_01FC	0x1601_01FC	0x1602_01FC	0x1603_01FC	0x00003210	CRU0: 0x00003210 CRU1: 0x00003211	Selected Virtual Channel 0 (SVC0) CRU0: [3:0]: 0h: Virtual channel 0 selected (initial value) CRU1: [3:0]: 1h: Virtual channel 1 selected
	ICnNIPDT_C0L	0x1600_0204	0x1601_0204	0x1602_0204	0x1603_0204	0x00000000	0x00000000	Data type code selection for non-image processing selected by SVC0 0x2B(43d): RAW10
	ICnNIPDT_C0H	0x1600_0208	0x1601_0208	0x1602_0208	0x1603_0208	0x00000000	0x00000800	

2. Usage Notes

- The configurations described in this document are examples. Please modify them to suit your system requirements.
- This document uses Sony's IMX415 as an example of a sensor.

REVISION HISTORY	RZ/V2H Group and RZ/V2N Group CRU Application Note
------------------	--

Rev.	Date	Description	
		Page	Summary
1.00	Dec 11, 2024	—	First edition issued
1.10	Jun 30, 2025	—	Following examples, deleted 4K RAW12 32.4fps Input Setting (Demosaic) 4K RAW10 60.4fps Input Setting (Demosaic) Demosaic, Statistics Usage Setting Four VC Input IMX415 DOL2 Frame (Image Processing) Input
		1.2 4K RAW12 32.4fps Input Setting (Full Bypass)	
		8	The setting value of CSI2nDLIE0 to 3 registers, modified
		1.3 4K RAW10 60.4fps Input Setting (Full Bypass)	
		9	Table 1.10 4K RAW10 60.4fps Input Setting (Full Bypass) Examples Setting examples of input format, modified
		11	The setting value of CSI2nDLIE0 to 3 registers, modified
		1.4 IMX415 DOL2 Frame Input	
		13	Figure 1.6-1 Memory image (MB1) Table 9 The addresses of the optical black, modified
		14	Figure 1.6-2 Memory image (MB2) Table 10 The addresses of the optical black, modified
		—	The titles, modified (All bypass → Full bypass)
1.20	Jan 19, 2026	1.2 4K RAW12 32.4fps Input Settings (with Full Bypass)	
		7	The comments of CSI2nMCT2 and CRUnIE1, modified
		1.3 4K RAW10 60.4fps Input Settings (with Full Bypass)	
		11	The comments of CSI2nMCT2 and CRUnIE1, modified
		1.4 IMX415 DOL 2 Frame Input Settings	
		14	The output starting address, modified
		1.5 Dual YUV Camera Module Connection Settings	
		19, 20	Section, added
		1.6 Virtual Channel Camera Input Settings	
		21 to 24	Section, added
1.30	Sep 18, 2026	—	RZ/V2N Group information, added
		1.1 Clock and Reset Settings	
		3	Note1, added
		1.6 Virtual Channel Camera Input Settings	
		24	The comments of AMnIS, modified
		2 Usage Notes	
		25	Section, added (Notes are moved from Section 1.)

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems.

The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Trademarks (continued)

Examples of trademark or registered trademark used in the document of RZ/V2H and RZ/V2N;

MIPI®: MIPI is a registered trademark of MIPI Alliance, Inc.

CSI-2®: CSI-2 is a registered trademark of MIPI Alliance, Inc.

Note that in each section of the Manual, trademark notation of ® and TM may be omitted.

All other trademarks and registered trademarks are the property of their respective owners.