

RC32312A002

FemtoClock3 Family Custom Configuration

General Description

This document details the custom configuration that is programmed into the one time programmable (OTP) memory of the RC32312A002. Please refer to the device datasheet for further information about the device.

Configuration List

Configuration Name	Configuration Index
config0	config_0
config1	config_1
config2	config_2
config3	config_3

Output Frequency Overview

Config Index	OUT0	OUT1	OUT2	OUT3	OUT4	OUT5
config_0	-	-	-	-	-	-
config_1	-	-	-	-	-	-
config_2	-	-	-	-	-	-
config_3	-	-	-	-	-	-

Config Index	OUT6	OUT7	OUT8	OUT9	OUT10	OUT11
config_0	-	-	-	-	-	-
config_1	-	-	-	-	-	-
config_2	-	-	-	-	-	-
config_3	-	-	-	-	-	-

Configuration Selection Overview: Static Multi Config

Config Slot	Config Selection 1	Config Selection 0	Config Index
slot_0	GPIO1 Low	GPIO0 Low	config_0
slot_1	GPIO1 Low	GPIO0 High	config_1
slot_2	GPIO1 High	GPIO0 Low	config_2
slot_3	GPIO1 High	GPIO0 High	config_3

Serial Interface Configuration

Config Index	Serial Port Configuration
config_0	I2C (1-byte address), 7-bit address: 0 0 0 1 A2 A1 A0

config_1	I2C (1-byte address), 7-bit address: 0 0 0 1 A2 A1 A0
config_2	I2C (1-byte address), 7-bit address: 0 0 0 1 A2 A1 A0
config_3	I2C (1-byte address), 7-bit address: 0 0 0 1 A2 A1 A0

I2C Address Selection Bits

Config Index	I2C Address Bit A2	I2C Address Bit A1	I2C Address Bit A0
config_0	0	SDO (PIN 7)	nCS (PIN 6)
config_1	0	SDO (PIN 7)	nCS (PIN 6)
config_2	0	SDO (PIN 7)	nCS (PIN 6)
config_3	0	SDO (PIN 7)	nCS (PIN 6)

GPIO Startup Configuration

Pin Number	GPIO	Function Description
62	GPIO0	CONFIG_SEL0
41	GPIO1	CONFIG_SEL1
40	GPIO2	N/A
36	GPIO3	N/A
63	GPIO4	N/A
49	GPIO5	N/A
45	GPIO6	N/A
2	LOCK	N/A

VDD Pins

Property	Value
VDD_VCO	1.8V
VDDXO_DCD	1.8V
VDDD33_SERIAL	3.3V
VDDD33_DIA	1.8V
VDD_CLK	1.8V
VDDO0	1.8V
VDDO1_FOD0	1.8V
VDDO2	1.8V
VDDO3	1.8V
VDDO4	1.8V
VDDO5	1.8V
VDDO6	1.8V
VDDO7	1.8V

VDDO8_FOD1	1.8V
VDDO9	1.8V
VDDO10_FOD2	1.8V
VDDO11	1.8V

config0 (config_0) General Overview

Property	Value
Serial Interface	I2C (1-byte address), 7-bit address: 0 0 0 1 A2 A1 A0
Operation Mode	Jitter Attenuator
External EEPROM Load	Enabled
XIN	73
Crystal CL	8.24pF
VCO Frequency	10.625GHz
CLKIN0	20MHz (DIFFERENTIAL_AC_COUPLED)
CLKIN1	DISABLED
CLKIN2	DISABLED
CLKIN3	DISABLED
APLL Loop BW	~551.6862kHz
Lock BW	~23.1448Hz
Acquire BW	~246.8781Hz

config0 (config_0) GPIO Settings

Pin Number	GPIO	Function Description	Internal PU	Internal PD	Output Drive Strength
62	GPIO0	General purpose input (input)	Enable	Disable	N/A
41	GPIO1	General purpose input (input)	Enable	Disable	N/A
40	GPIO2	General purpose input (input)	Enable	Disable	N/A
36	GPIO3	General purpose input (input)	Enable	Disable	N/A
63	GPIO4	General purpose input (input)	Enable	Disable	N/A
49	GPIO5	General purpose input (input)	Enable	Disable	N/A
45	GPIO6	General purpose input (input)	Enable	Disable	N/A
2	GPIO8	APLL lock (from frequency-based lock detect) (output)	Enable	Disable	CMOS Output mode and power supply of 1.8V.

config0 (config_0) Output Overview

Output	IOD Mux Selection	Frequency	Status	Output Type	Output Boost
OUT0	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT1	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT2	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT3	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT4	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT5	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled

OUT6	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT7	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT8	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT9	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT10	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT11	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled

Note: All VDDOs need to ramp before or at the same time as other cores power rails.

config0 (config_0) External EEPROM Settings

Property	Value
Part Number	R1EX24064ASA
Address	0x51
Address Size	2-byte address
I2C Speed	100kHz
Length	8KB

config1 (config_1) General Overview

Property	Value
Serial Interface	I2C (1-byte address), 7-bit address: 0 0 0 1 A2 A1 A0
Operation Mode	Jitter Attenuator
External EEPROM Load	Enabled
XIN	73
Crystal CL	8.24pF
VCO Frequency	10.625GHz
CLKIN0	20MHz (DIFFERENTIAL_AC_COUPLED)
CLKIN1	DISABLED
CLKIN2	DISABLED
CLKIN3	DISABLED
APLL Loop BW	~551.6862kHz
Lock BW	~23.1448Hz
Acquire BW	~246.8781Hz

config1 (config_1) GPIO Settings

Pin Number	GPIO	Function Description	Internal PU	Internal PD	Output Drive Strength
62	GPIO0	General purpose input (input)	Enable	Disable	N/A
41	GPIO1	General purpose input (input)	Enable	Disable	N/A
40	GPIO2	General purpose input (input)	Enable	Disable	N/A
36	GPIO3	General purpose input (input)	Enable	Disable	N/A
63	GPIO4	General purpose input (input)	Enable	Disable	N/A
49	GPIO5	General purpose input (input)	Enable	Disable	N/A
45	GPIO6	General purpose input (input)	Enable	Disable	N/A
2	GPIO8	APLL lock (from frequency-based lock detect) (output)	Enable	Disable	CMOS Output mode and power supply of 1.8V.

config1 (config_1) Output Overview

Output	IOD Mux Selection	Frequency	Status	Output Type	Output Boost
OUT0	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT1	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT2	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT3	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT4	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT5	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled

OUT6	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT7	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT8	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT9	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT10	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT11	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled

Note: All VDDOs need to ramp before or at the same time as other cores power rails.

config1 (config_1) External EEPROM Settings

Property	Value
Part Number	R1EX24064ASA
Address	0x52
Address Size	2-byte address
I2C Speed	100kHz
Length	8KB

config2 (config_2) General Overview

Property	Value
Serial Interface	I2C (1-byte address), 7-bit address: 0 0 0 1 A2 A1 A0
Operation Mode	Jitter Attenuator
External EEPROM Load	Enabled
XIN	73
Crystal CL	8.24pF
VCO Frequency	10.625GHz
CLKIN0	20MHz (DIFFERENTIAL_AC_COUPLED)
CLKIN1	DISABLED
CLKIN2	DISABLED
CLKIN3	DISABLED
APLL Loop BW	~551.6862kHz
Lock BW	~23.1448Hz
Acquire BW	~246.8781Hz

config2 (config_2) GPIO Settings

Pin Number	GPIO	Function Description	Internal PU	Internal PD	Output Drive Strength
62	GPIO0	General purpose input (input)	Enable	Disable	N/A
41	GPIO1	General purpose input (input)	Enable	Disable	N/A
40	GPIO2	General purpose input (input)	Enable	Disable	N/A
36	GPIO3	General purpose input (input)	Enable	Disable	N/A
63	GPIO4	General purpose input (input)	Enable	Disable	N/A
49	GPIO5	General purpose input (input)	Enable	Disable	N/A
45	GPIO6	General purpose input (input)	Enable	Disable	N/A
2	GPIO8	APLL lock (from frequency-based lock detect) (output)	Enable	Disable	CMOS Output mode and power supply of 1.8V.

config2 (config_2) Output Overview

Output	IOD Mux Selection	Frequency	Status	Output Type	Output Boost
OUT0	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT1	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT2	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT3	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT4	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT5	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled

OUT6	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT7	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT8	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT9	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT10	FOD2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT11	FOD2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled

Note: All VDDOs need to ramp before or at the same time as other cores power rails.

config2 (config_2) External EEPROM Settings

Property	Value
Part Number	R1EX24064ASA
Address	0x53
Address Size	2-byte address
I2C Speed	100kHz
Length	8KB

config3 (config_3) General Overview

Property	Value
Serial Interface	I2C (1-byte address), 7-bit address: 0 0 0 1 A2 A1 A0
Operation Mode	Jitter Attenuator
External EEPROM Load	Enabled
XIN	73
Crystal CL	8.24pF
VCO Frequency	10.625GHz
CLKIN0	20MHz (DIFFERENTIAL_AC_COUPLED)
CLKIN1	DISABLED
CLKIN2	DISABLED
CLKIN3	DISABLED
APLL Loop BW	~551.6862kHz
Lock BW	~23.1448Hz
Acquire BW	~246.8781Hz

config3 (config_3) GPIO Settings

Pin Number	GPIO	Function Description	Internal PU	Internal PD	Output Drive Strength
62	GPIO0	General purpose input (input)	Enable	Disable	N/A
41	GPIO1	General purpose input (input)	Enable	Disable	N/A
40	GPIO2	General purpose input (input)	Enable	Disable	N/A
36	GPIO3	General purpose input (input)	Enable	Disable	N/A
63	GPIO4	General purpose input (input)	Enable	Disable	N/A
49	GPIO5	General purpose input (input)	Enable	Disable	N/A
45	GPIO6	General purpose input (input)	Enable	Disable	N/A
2	GPIO8	APLL lock (from frequency-based lock detect) (output)	Enable	Disable	CMOS Output mode and power supply of 1.8V.

config3 (config_3) Output Overview

Output	IOD Mux Selection	Frequency	Status	Output Type	Output Boost
OUT0	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT1	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT2	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT3	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT4	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT5	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled

OUT6	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT7	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT8	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT9	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT10	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled
OUT11	VCO/2	-	disabled	DISABLED (Hi-Z/Hi-Z)	disabled

Note: All VDDOs need to ramp before or at the same time as other cores power rails.

config3 (config_3) External EEPROM Settings

Property	Value
Part Number	R1EX24064ASA
Address	0x57
Address Size	2-byte address
I2C Speed	100kHz
Length	8KB

Ordering Info

Part Number	Carrier Type
RC32312A002GN1#BB0	Tray
RC32312A002GN1#KB0	Tape and Reel

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.