## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

## Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# RENESAS

## 4518 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## DESCRIPTION

The 4518 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with serial interface, four 8-bit timers (each timer has one or two reload registers), a 10-bit A/D converter, interrupts, and oscillation circuit switch function.

The various microcomputers in the 4518 Group include variations of the built-in memory size as shown in the table below.

## FEATURES

- Minimum instruction execution time ......0.5 μs (at 6 MHz oscillation frequency, in XIN through-mode)
- Supply voltage

Mask ROM version ...... 1.8 to 5.5 V One Time PROM version ...... 2.5 to 5.5 V (It depends on operation source clock, oscillation frequency and operation mode)

Timers

Timer 1	. 8-bit timer with a reload register
Timer 2	. 8-bit timer with a reload register
Timer 3	. 8-bit timer with a reload register
Timer 3 8-	bit timer with two reload registers

- Interrupt ...... 8 sources

- Voltage drop detection circuit
- Watchdog timer
- •Clock generating circuit
- (ceramic resonator/RC oscillation/quartz-crystal oscillation/onchip oscillator)
- LED drive directly enabled (port D)

## **APPLICATION**

Electrical household appliance, consumer electronic products, office automation equipment, etc.

Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34518M2-XXXFP	2048 words	256 words	PLQP0032GB-A	Mask ROM
M34518M2-XXXSP	2048 words	256 words	PRDP0032BA-A	Mask ROM
M34518M4-XXXFP	4096 words	256 words	PLQP0032GB-A	Mask ROM
M34518M4-XXXSP	4096 words	256 words	PRDP0032BA-A	Mask ROM
M34518M6-XXXFP	6144 words	384 words	PLQP0032GB-A	Mask ROM
M34518M8-XXXFP	8192 words	384 words	PLQP0032GB-A	Mask ROM
M34518E8FP ( <b>Note</b> )	8192 words	384 words	PLQP0032GB-A	One Time PROM
M34518E8SP (Note)	8192 words	384 words	PRDP0032BA-A	One Time PROM

Note: Shipped in blank.



## **PIN CONFIGURATION**







## PERFORMANCE OVERVIEW

	Param	eter	Function		
Number of bas	ic instr	uctions	148		
Minimum instruction execution time		execution time	0.5 $\mu$ s (at 6.0 MHz oscillation frequency, in XIN through-mode)		
Memory sizes	Memory sizes ROM M34518M2		2048 words X 10 bits		
		M34518M4	4096 words X 10 bits		
		M34518M6	6144 words X 10 bits		
		M34518M8/E8	8192 words X 10 bits		
	RAM	M34518M2/M4	256 words X 4 bits		
		M34518M6/M8/E8	384 words X 4 bits		
Input/Output ports	Do-D7	<ul> <li>I/O (Input is examined by skip decision)</li> </ul>	Eight independent I/O ports; Ports D6 and D7 are also used as CNTR0 and CNTR1, respectively. The output structure is switched by software.		
		P03 I/O	4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.		
		P13 I/O	4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.		
	-	22 I/O	3-bit I/O port; ports P20, P21 and P22 are also used as SCK, SOUT and SIN, respectively.		
		P31 I/O	2-bit I/O port ; ports P30 and P31 are also used as INT0 and INT1, respectively.		
	P60-F	P63 I/O	4-bit I/O port ; ports P60–P63 are also used as AIN0–AIN3, respectively.		
Timers	Timer	1	8-bit timer with a reload register is also used as an event counter.		
			Also, this is equipped with a period/pulse width measurement function.		
	Timer 2		8-bit timer with a reload register.		
	Timer 3		8-bit timer with a reload registe <mark>r is also</mark> used as an event counter.		
	Timer 4		8-bit timer with two reload registers and PWM output function.		
A/D converter			10-bit wide X 4 ch, This is equipped with an 8-bit comparator function.		
Serial I/O			8-bit X 1		
Interrupt	Sourc	es	8 (two for external, four for timer, one for A/D, and one for serial I/O)		
	Nestir	ng	1 level		
Subroutine nes	sting		8 levels		
Device structu	re		CMOS silicon gate		
Package			32-pin plastic molded LQFP (PLQP0032GB-A)/SDIP (PRDP0032BA-A)		
Operating temperature range		e range	-20 °C to 85 °C		
Supply voltage	ge Mask ROM version		1.8 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)		
	One Time PROM version		2.5 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)		
Power	Active mode		2.8 mA (Ta=25 °C, VDD=5V, f(XIN)=6 MHz, f(STCK)=f(XIN), on-chip oscillator stop)		
dissipation			70 μA (Ta=25 °C, VDD=5V, f(XIN)=32 kHz, f(STCK)=f(XIN), on-chip oscillator stop)		
(typical value)			150 μA (Ta=25 °C, VDD=5V, on-chip oscillator is used, f(STCK)=f(RING), f(XIN) stop)		
	RAM	back-up mode	0.1 $\mu$ A (Ta=25 °C, VDD = 5 V, output transistors in the cut-off state)		



## **PIN DESCRIPTION**

Pin	Name	Input/Output	Function		
Vdd	Power supply	_	Connected to a plus power supply.		
Vss	Ground	_	Connected to a 0 V power supply.		
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.		
VDCE	Voltage drop detection circuit enable	Input	This pin is used to operate/stop the voltage drop detection circuit. When "H" level is input to this pin, the circuit starts operating. When "L" level is input to this pin, the circuit stops operating.		
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the $\overline{\text{RESET}}$ pin outputs "L" level.		
Xin	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. When using a 32 kHz quartz-crystal oscillator, connect it		
Хоит	Main clock output	Output	between pins XIN and XOUT. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.		
D0D7	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports D6, D7 is also used as CNTR0 pin and CNTR1 pin, respectively.		
P00–P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.		
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.		
P20-P23	I/O port P2	I/O	Port P2 serves as a 3-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P20–P22 are also used as SCK, SOUT, SIN, respectively.		
P30-P33	I/O port P3	I/O	Port P3 serves as a 2-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P30 and P31 are also used as INT0 pin and INT1 pin, respectively.		
P60–P63	I/O port P6	I/O	Port P6 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P60–P63 are also used as AIN0–AIN3, respectively.		
CNTR0, CNTR1	Timer input/output	I/O	CNTR0 pin has the function to input the clock for the timer 1 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. CNTR1 pin has the function to input the clock for the timer 3 event counter, and to output the PWM signal generated by timer 4.CNTR0 pin and CNTR1 pin are also used as Ports D6 and D7, respectively.		
INTO, INT1	Interrupt input	Input	INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup func- tion which can be switched by software. INT0 pin and INT1 pin are also used as Ports P30 and P31, respectively.		
Aino-Ain3	Analog input	Input	A/D converter analog input pins. AIN0–AIN3 are also used as ports P60–P63, respectively.		
SCK	Serial I/O data I/O	I/O	Serial I/O data transfer synchronous clock I/O pin. SCK pin is also used as port P20		
SOUT	Serial I/O data output	Output	Serial I/O data output pin. SOUT pin is also used as port P21.		
SIN	Serial I/O clock input	Input	Serial I/O data input pin. SIN pin is also used as port P22.		



## **MULTIFUNCTION**

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D6	CNTR0	CNTR0	D6	P60	AINO	AINO	P60
D7	CNTR1	CNTR1	D7	P61	AIN1	AIN1	P61
P20	Scк	SCK	P20	P62	Ain2	AIN2	P62
P21	SOUT	SOUT	P21	P63	Аімз	Аімз	P63
P22	SIN	SIN	P22				
P30	INT0	INT0	P30				
P31	INT1	INT1	P31				

Notes 1: Pins except above have just single function.

2: The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.

3: The input of ports P20-P22 can be used even when SIN, SOUT and SCK are selected.

4: The input/output of D6 can be used even when CNTR0 (input) is selected.

5: The input of D6 can be used even when CNTR0 (output) is selected.

6: The input/output of D7 can be used even when CNTR1 (input) is selected.

7: The input of D7 can be used even when CNTR1 (output) is selected.

## **DEFINITION OF CLOCK AND CYCLE**

#### Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock (f(XIN)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator
- Clock (f(XIN)) by the external quartz-crystal oscillation

• System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

#### Table Selection of system clock **Register MR** System clock Operation mode MR3 MR2 MR1 MR<sub>0</sub> 0 0 0 0 f(STCK) = f(XIN)XIN through mode x 1 f(STCK) = f(RING)Ring through mode 0 1 0 0 f(STCK) = f(XIN)/2XIN divided by 2 mode х 1 f(STCK) = f(RING)/2 Ring divided by 2 mode 1 0 0 0 f(STCK) = f(XIN)/4XIN divided by 4 mode х 1 f(STCK) = f(RING)/4Ring divided by 4 mode 1 1 0 0 f(STCK) = f(XIN)/8XIN divided by 8 mode х 1 f(STCK) = f(RING)/8Ring divided by 8 mode

X: 0 or 1

**Note:** The f(RING)/8 is selected after system is released from reset. When on-chip oscillator clock is selected for main clock, set the on-chip oscillator to be operating state.



## PORT FUNCTION

Port	Pin	Input	Output structure	I/O	Control	Control	Remark
FOIL	F III	Output		unit	instructions	registers	Remark
Port D	D0D5	I/O	N-channel open-drain/	1	SD, RD	FR1, FR2	Output structure selection
	D6/CNTR0	(8)	CMOS		SZD	W6	function (programmable)
	D7/CNTR1				CLD	W4	
Port P0	P00–P03	I/O	N-channel open-drain/	4	OP0A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP0	PU0	functions, key-on wakeup
						K0, K1	functions and output structure
							selection functions
Port P1	P10–P13	I/O	N-channel open-drain/	4	OP1A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP1	PU1	functions, key-on wakeup
						K0	functions and output structure
							selection functions
Port P2	P20/SCK, P21/SOUT	I/O	N-channel open-drain	3	OP2A	J1	
	P22/SIN	(3)			IAP2		
Port P3	P30/INT0, P31/INT1	I/O	N-channel open-drain	2	OP3A	I1, I2	
		(2)			IAP3	K2	
Port P6	P60/AIN0-P63/AIN3	I/O	N-channel open-drain	4	OP6A	Q2	
		(4)			IAP6	Q1	



## **CONNECTIONS OF UNUSED PINS**

Pin	Connection	Usage condition		
Xin	Open.	Internal oscillator is selected.	(Note 1)	
Хоит	Open.	Internal oscillator is selected.	(Note 1)	
		RC oscillator is selected.	(Note 2)	
		External clock input is selected for main clock.	(Note 3)	
D0D5	Open.			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)	
D6/CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)	
D7/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.		
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)	
P00-P03	Open.	The key-on wakeup function is not selected.	(Note 6)	
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)	
		The pull-up function is not selected.	(Note 4)	
		The key-on wakeup function is not selected.	(Note 6)	
P10–P13	Open.	The key-on wakeup function is not selected.	(Note 7)	
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)	
		The pull-up function is not selected.	(Note 4)	
		The key-on wakeup function is not selected.	(Note 7)	
Р20/Ѕск	Open.	SCK pin is not selected.		
	Connect to Vss.			
P21/SOUT	Open.			
	Connect to Vss.			
P22/SIN	Open.	SIN pin is not selected.		
	Connect to Vss.			
P30/INT0	Open.	"0" is set to output latch.		
	Connect to Vss.			
P31/INT1	Open.	"0" is set to output latch.		
	Connect to Vss.			
P60/AIN0-P63/AIN3	Open.			
	Connect to Vss.			

Notes 1: After system is released from reset, the internal oscillation (on-chip oscillator) is selected for system clock (RG0=0, MR0=1).

2: When the CRCK instruction is executed, the RC oscillation circuit becomes valid. Be careful that the swich of system clock is not executed at oscillation start only by the CRCK instruction execution.

In order to start oscillation, setting the main clock f(XIN) oscillation to be valid (MR1=0) is required. (If necessary, generate the oscillation stabilizing wait time by software.)

Also, when the main clock (f(XIN)) is selected as system clock, set the main clock f(XIN) oscillation (MR1=0) to be valid, and select main clock f(XIN) (MR0=0). Be careful that the switch of system clock cannot be executed at the same time when main clock oscillation is started.

3: In order to use the external clock input for the main clock, select the ceramic resonance by executing the CMCK instruction at the beggining of software, and then set the main clock (f(XIN)) oscillation to be valid (MR1=0). Until the main clock (f(XIN)) oscillation becomes valid (MR1=0) after ceramic resonance becomes valid, XIN pin is fixed to "H". When an external clock is used, insert a 1 kΩ resistor to XIN pin in series for limits of current.

4: Be sure to select the output structure of ports D0-D5 and the pull-up function of P00-P03 and P10-P13 with every one port. Set the corresponding bits of registers for each port.

5: Be sure to select the output structure of ports P00-P03 and P10-P13 with every two ports. If only one of the two pins is used, leave another one open.

6: The key-on wakeup function is selected with every two bits. When only one of key-on wakeup function is used, considering that the value of key-on wake-up control register K1, set the unused 1-bit to "H" input (turn pull-up transistor ON and open) or "L" input (connect to Vss, or open and set the output latch to "0").

7: The key-on wakeup function is selected with every two bits. When one of key-on wakeup function is used, turn pull-up transistor of the unused one ON and open.

(Note when connecting to VSS and VDD)

• Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.



## PORT BLOCK DIAGRAMS



Port block diagram (1)





Port block diagram (3)



Port block diagram (4)



Port block diagram (5)





Port block diagram (6)





Port block diagram (7)

## FUNCTION BLOCK OPERATIONS CPU

## (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4bit data addition, comparison, AND operation, OR operation, and bit manipulation.

## (2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

## (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

## (4) Register D

#### Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed. Also, when the TABP p instruction is executed, the high-order 2 bits of the reference data in ROM is stored to the low-order 2 bits of register D, and the contents of the high-order 1 bit of register D is "0". (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.



Fig. 1 AMC instruction execution example



Fig. 2 RAR instruction execution example







Fig. 4 TABP p instruction execution example

## (5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

## (6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

## (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.

Program cou	Inter (PC)		
Executing <b>BM</b> instruction	Executing F instruction		
SKo	)	(SP) = 0	
SK1	l	(SP) = 1	
SK2	2	(SP) = 2	
SKa	3	(SP) = 3	
SK4	SK4		
SK	SK5		
SKe	SK6		
SK7	SK7		
Stack pointer (SP) returning from RAM by executing the fir contents of program When the <b>BM</b> instruc- stack registers are and the contents of S	back-up mode st <b>BM</b> instruct counter is store ction is execute used ((SP) =	. It points "0" ion, and the ed in SKo. ed after eight 7), (SP) = 0	





Fig. 6 Example of operation at subroutine call



## (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the  $\mathsf{PCH}$  does not specify after the last page of the built-in ROM.

## (9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

#### Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.



Fig. 7 Program counter (PC) structure



Fig. 8 Data pointer (DP) structure



Fig. 9 SD instruction execution example

## **PROGRAM MEMORY (ROM)**

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34518M8/E8.

Table 1	ROM	size	and	pages
---------	-----	------	-----	-------

Part number	ROM (PROM) size (X 10 bits)	Pages
M34518M2	2048 words	16 (0 to 15)
M34518M4	4096 words	32 (0 to 31)
M34518M6	6144 words	48 (0 to 47)
M34518M8/E8	8192 words	64 (0 to 63)

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 9 to 0) of all addresses can be used as data areas with the TABP p instruction.



Fig. 10 ROM map of M34518M8/E8

0 <mark>08</mark> 016	9 8 7 6 5 4 3 2 1 0 External 0 interrupt address
0 <mark>08</mark> 216	External 1 interrupt address
008416	Timer 1 interrupt address
008616	Timer 2 interrupt address
008816	Timer 3 interrupt address
008A16	Timer 4 interrupt address
008C16	A/D interrupt address
008E16	Serial_I/O interrupt address
00FF16	

Fig. 11 Page 1 (addresses 008016 to 00FF16) structure



## DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). Table 2 shows the RAM size. Figure 12 shows the RAM map.

#### Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

#### Table 2 RAM size

Part number	RAM size
M34518M2/M4	256 words X 4 bits (1024 bits)
M34518M6/M8/E8	384 words X 4 bits (1536 bits)



Fig. 12 RAM map

## **INTERRUPT FUNCTION**

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

• An interrupt activated condition is satisfied (request flag = "1")

- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

## (1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

## (2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

## (3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

#### Table 3 Interrupt sources

Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT0 pin	Address 0 in page 1
2	External 1 interrupt	Level change of INT1 pin	Address 2 in page 1
3	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
4	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
5	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1
6	Timer 4 interrupt	Timer 4 underflow	Address A in page 1
7	A/D interrupt	Completion of A/D conversion	Address C in page 1
8	Serial I/O interrupt	Completion of serial I/O transmit/receive	Address E in page 1

#### Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Interrupt request flag	Skip instruction	Interrupt enable bit
External 0 interrupt	EXF0	SNZ0	V10
External 1 interrupt	EXF1	SNZ1	V11
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20
Timer 4 interrupt	T4F	SNZT4	V21
A/D interrupt	ADF	SNZAD	V22
Serial I/O interrupt	SIOF	SNZSI	V23

#### Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction
1	Enabled	Invalid
0	Disabled	Valid



## (4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

• Program counter (PC)

An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).

- Interrupt enable flag (INTE)
   INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
   Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B
   The contents of these registers and flags are stored automatically
- in the interrupt stack register (SDP).

## (5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)



Fig. 13 Program example of interrupt processing



#### Fig. 14 Internal state when interrupt occurs



Fig. 15 Interrupt system diagram

## (6) Interrupt control registers

Interrupt control register V1

Interrupt enable bits of external 0, external 1, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

• Interrupt control register V2

The timer 3, timer 4, A/D and serial I/O interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

#### Table 6 Interrupt control registers

	Interrupt control register V1		reset : 00002	at RAM back-up : 00002	R/W TAV1/TV1A
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (	(SNZT2 instruction is valid)	
V13	Timer 2 interrupt enable bit	1	Interrupt enabled (	SNZT2 instruction is invalid)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled	(SNZT1 instruction is valid)	
V I Z		1	Interrupt enabled (	SNZT1 instruction is invalid)	
V11			Interrupt disabled (	(SNZ1 instruction is valid)	
VII	External 1 interrupt enable bit	1	Interrupt enabled (	SNZ1 instruction is invalid)	
V10	External 0 interrupt enable bit	0	Interrupt disabled (	(SNZ0 instruction is valid)	
V 10		1	Interrupt enabled (	SNZ0 instruction is invalid)	

	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W TAV2/TV2A			
V23	V23 Serial I/O interrupt enable bit		Interrupt disabled (	(SNZSI instruction is valid)				
V 23		1	Interrupt enabled (	SNZSI instruction is invalid)				
1/00	A/D interrupt enable bit	0	Interrupt disabled (	(SNZAD instruction is valid)				
V22		1	Interrupt enabled (	SNZAD instruction is invalid)				
1/07	Vo Timer 4 interrupt enable hit		Timor 4 interrupt enable bit	Timer 4 interrupt enable bit	0	Interrupt disabled (	(SNZT4 instruction is valid)	
V21		1	Interrupt enabled (	SNZT4 instruction is invalid)				
1/00	Timer 3 interrupt enable bit	0	Interrupt disabled (	(SNZT3 instruction is valid)				
V20		1	Interrupt enabled (	SNZT3 instruction is invalid)				

Note: "R" represents read enabled, and "W" represents write enabled.

## (7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10–V13, V20–V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).





Rev.3.01 2005.06.15 page 24 of 157 REJ03B0008-0301

## **EXTERNAL INTERRUPTS**

The 4518 Group has the external 0 interrupt and external 1 interrupt.

An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control registers I1 and I2.

#### Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	P30/INT0	When the next waveform is input to P30/INT0 pin	<b>I1</b> 1
		<ul> <li>Falling waveform ("H"→"L")</li> </ul>	112
		<ul> <li>Rising waveform ("L"→"H")</li> </ul>	
		Both rising and falling waveforms	
External 1 interrupt	P31/INT1	When the next waveform is input to P31/INT1 pin	l21
		<ul> <li>Falling waveform ("H"→"L")</li> </ul>	122
		Rising waveform ("L"→"H")	
		Both rising and falling waveforms	



Fig. 17 External interrupt circuit structure

## (1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to P30/INT0 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

• External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to P30/INT0 pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- $\odot$  Set the bit 3 of register I1 to "1" for the INT0 pin to be in the input enabled state.
- <sup>(2)</sup> Select the valid waveform with the bits 1 and 2 of register I1.
- $\ensuremath{\textcircled{3}}$  Clear the EXF0 flag to "0" with the SNZ0 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P30/INT0 pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

## (2) External 1 interrupt request flag (EXF1)

External 1 interrupt request flag (EXF1) is set to "1" when a valid waveform is input to P31/INT1 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF1 flag can be examined with the skip instruction (SNZ1). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF1 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 1 interrupt activated condition
- External 1 interrupt activated condition is satisfied when a valid waveform is input to P31/INT1 pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 1 interrupt is as follows.

- ① Set the bit 3 of register I2 to "1" for the INT1 pin to be in the input enabled state.
- <sup>(2)</sup> Select the valid waveform with the bits 1 and 2 of register I2.
- ③ Clear the EXF1 flag to "0" with the SNZ1 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ1 instruction.
- Set both the external 1 interrupt enable bit (V11) and the INTE flag to "1."

The external 1 interrupt is now enabled. Now when a valid waveform is input to the P31/INT1 pin, the EXF1 flag is set to "1" and the external 1 interrupt occurs.



## (3) External interrupt control registers

Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

#### Table 8 External interrupt control register

• Interrupt control register I2

Register I2 controls the valid waveform for the external 1 interrupt. Set the contents of this register through register A with the TI2A instruction. The TAI2 instruction can be used to transfer the contents of register I2 to register A.

Interrupt control register I1		at reset : 00002		at RAM back-up : state retained	R/W TAI1/TI1A
I13 INT0 pin input control bit		0			
		1	INT0 pin input ena	bled	
110	Interrupt valid waveform for INT0 pin/		Falling waveform/" instruction)	'L" level ("L" level is recognized with	the SNZI0
112	return level selection bit	1	Rising waveform/" instruction)	H" level ("H" level is recognized with	the SNZI0
<b>I1</b> 1	NTO all a data data di sa data di sa sina di		One-sided edge de	etected	
111 IN	INT0 pin edge detection circuit control bit	1	Both edges detect	ed	
<b>I1</b> 0	INT0 pin Timer 1 count start synchronous		Timer 1 count star	t synchronous circuit not selected	
110	circuit selection bit	1	Timer 1 count star	t synchronous circuit selected	

	Interrupt control register I2		reset : 00002 at RAM back-up : state retained R/W		
123	INT1 pin input control bit (Note 2)	0	INT1 pin input disabled		
123		1	INT1 pin input enabled		
122	Interrupt valid waveform for INT1 pin/		Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction)		
122	return level selection bit (Note 2)	1	Rising waveform/"H" level ("H" level is recognized with the SNZI1 instruction)		
121	124 INT1 pip adres datastion sizewit control bit		INT1 pin edge detection circuit control bit	0	One-sided edge detected
121	INT I pin edge detection circuit control bit	1	Both edges detected		
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start synchronous circuit not selected		
120	circuit selection bit	1	Timer 3 count start synchronous circuit selected		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set.



## (4) Notes on External 0 interrupt

① Note [1] on bit 3 of register I1

When the input of the INT0 pin is controlled with the bit 3 of register 11 in software, be careful about the following notes.

Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18 ①) and then, change the bit 3 of register 11. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18 ②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18 3).

:		
LA	4	; (XXX02)
TV1A		; The SNZ0 instruction is valid ${f I}$
LA	8	; (1XXX2)
TI1A		; Control of INT0 pin input is changed
NOP		2
SNZ0		; The SNZ0 instruction is executed
		(EXF0 flag cleared)
NOP		3
:		
<b>x</b> :	these l	bits are not used here.

Fig. 18 External 0 interrupt program example-1

2 Note [2] on bit 3 of register I1

When the bit 3 of register 11 is cleared to "0", the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.

 When the input of INT0 pin is disabled (register 113 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 19<sup>(1)</sup>).

:	
LA 0	; ( <b>XXX</b> 02)
TK2A	; Input of INT0 key-on wakeup invalid①
DI	
EPOF	
POF	; RAM back-up
:	
X : these	e bits are not used here.

Fig. 19 External 0 interrupt program example-2

#### 3 Note on bit 2 of register I1

When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the P3o/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20<sup>(1)</sup>) and then, change the bit 2 of register 11. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20<sup>(2)</sup>). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20<sup>(3)</sup>).







## (5) Notes on External 1 interrupt

① Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

• Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 21<sup>(1)</sup>) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 21@).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 21).

:		
LA	4	; (XX0X2)
TV1A		; The SNZ1 instruction is valid
LA	8	; (1XXX2)
TI2A		; Control of INT1 pin input is changed
NOP		
SNZ1		; The SNZ1 instruction is executed
		(EXF1 flag cleared)
NOP		
:		

Fig. 21 External 1 interrupt program example-1

② Note [2] on bit 3 of register I2

When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.

• When the input of INT1 pin is disabled (register 123 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 22<sup>(1)</sup>).

•	
:	
LA 0	; ( <b>X</b> 0 <b>XX</b> 2)
TK2A	; Input of INT1 key-on wakeup invalid ①
DI	
EPOF	
POF	; RAM back-up
:	
X : thes	e bits are not used here.

Fig. 22 External 1 interrupt program example-2

#### 3 Note on bit 2 of register I2

When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.

Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 23<sup>(1)</sup>) and then, change the bit 2 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 23<sup>(2)</sup>). Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 23<sup>(3)</sup>).







## TIMERS

The 4518 Group has the following timers.

• Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

• Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.



Fig. 24 Auto-reload function

The 4518 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3 : 8-bit programmable timer
- Timer 4 : 8-bit programmable timer
- Watchdog timer : 16-bit fixed dividing frequency timer (Timers 1, 2, 3, and 4 have the interrupt function, respectively)

Prescaler and timers 1, 2, 3, and 4 can be controlled with the timer control registers PA, W1 to W6. The watchdog timer is a free counter which is not controlled with the control register. Each function is described below.



#### Table 9 Function related timers

Circuit	Circuit Structure Count source		Frequency dividing ratio	Use of output signal	Control register	
Prescaler	8-bit programmable	Instruction clock (INSTCK)	1 to 256	Timer 1, 2, 3, amd 4 count sources	PA	
	binary down counter					
Timer 1	8-bit programmable	Instruction clock (INSTCK)	1 to 256	Timer 2 count source	W1	
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	W2	
	(link to INT0 input)	XIN input		Timer 1 interrupt	W5	
	(period/pulse width	CNTR0 input				
	measurement function)					
Timer 2	8-bit programmable	System clock (STCK)	1 to 256	Timer 3 count source	W2	
	binary down counter	• Prescaler output (ORCLK)		CNTR0 output		
		Timer 1 underflow		Timer 2 interrupt		
		(T1UDF)				
		PWM output (PWMOUT)				
Timer 3	8-bit programmable	PWM output (PWMOUT)	1 to 256	CNTR1 output control	W3	
	binary down counter	• Prescaler output (ORCLK)		Timer 3 interrupt		
	(link to INT1 input)	Timer 2 underflow				
		(T2UDF)				
		CNTR1 input				
Timer 4	8-bit programmable	• XIN input	1 to 256	Timer 2, 3 count source	W4	
	binary down counter	• Prescaler output (ORCLK)		CNTR1 output		
	(PWM output function)			Timer 4 interrupt		
Watchdog	16-bit fixed dividing	Instruction clock (INSTCK)	65 <mark>53</mark> 4	System reset (count twice)		
timer	frequency			WDF flag decision		

0







#### Fig. 26 Timer structure (2)



#### Table 10 Timer related registers

Timer control register PA		at reset : 02		at RAM back-up : 02	W TPAA
PAo	Prescaler control bit	0	Stop (state initialized	initialized)	
1°A0		1	Operating		

	Timer control register W1		at reset : 00002		at RAM back-up : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection		0 Timer 1 count auto-stop circ		-stop circuit not selected	
	bit (Note 2)	1		Timer 1 count auto-stop circuit selected		
W12	Timor 4 control bit		0	Stop (state retained)		
VVIZ	Timer 1 control bit	1		Operating		
	Timer 1 count source selection bits	W11	W10	Count source		
W11		0	0	Instruction clock (II	NSTCK)	
		0	1	Prescaler output (C	DRCLK)	
W10		1	0	XIN input		
			1	CNTR0 input		

Timer control register W2		at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAW2/TW2A
W23	W23 CNTR0 output signal selection bit		)	Timer 1 underflow signal divided by 2 output		
			1	Timer 2 underflow signal divided by 2 output		
W22	W22 Timer 2 control bit		)	Stop (state retained)		
			1	Operating		
14/0			W20		Count source	
W21	Timer 2 count source selection bits	0	0	System clock (STCK)		
		0	1	Prescaler output (ORCLK)		
W20		1	0	Timer 1 underflow signal (T1UDF)		
			1	PWM signal (PWMOUT)		

Timer control register W3		at re		reset : 00002 a	at RAM back-up : state retained	R/W TAW3/TW3
W33 Timer 3 count auto-stop circuit selection		0		Timer 3 count auto-stop circuit not selected		
0033	bit (Note 3)		1	Timer 3 count auto-stop circuit selected		
W32	Timer 3 control bit		0	Stop (state retained)		
			1 Operating			
W31	Timer 3 count source selection bits		W30	0 Count source		
			0	PWM signal (PWMOUT)		
W30			1	Prescaler output (ORCLK)		
			0	Timer 2 underflow signal (T2UDF)		
		1 1 CNT		CNTR1 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").
 This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").


	Timer control register W4	at reset : 00002		at RAM back-up : 00002	R/W TAW4/TW4A
W43	W43 D7/CNTR1 pin function selection bit		D7 (I/O) / CNTR1 (input)		
VV <del>4</del> 3	D//CNTRT pitrunction selection bit	1	CNTR1 (I/O) / D7 (input)		
W42	W4a PWM signal		PWM signal "H" interval expansion function invalid		
VV42	"H" interval expansion function control bit	1	PWM signal "H" int	terval expansion function valid	
W41			Stop (state retained)		
VV41	V41 Timer 4 control bit		Operating		
W40	Timer 4 count source selection bit	0	XIN input		
VV40	Timer 4 count source selection bit	1	Prescaler output (0	ORCLK) divided by 2	

	Timer control register W5	at reset : 00002		reset : 00002	at RAM back-up : state retained R/W TAW5/TW	/5A	
W53	Not used	0		This bit has no function, but read/write is enabled.			
		1					
W52	Period measurement circuit control bit	0 Stop		Stop			
VV32		1	1	Operating			
		W51	W50		Count source		
W51	Signal for period measurement selection	0	0	On-chip oscillator (	f(RING/16))		
	bits		1	CNTR <sub>0</sub> pin input			
W50		1	0	INT0 pin input			
		1	1	Not available			

	Timer control register W6		at reset : 00002		at RAM back-up : state retained	R/W TAW6/TW6A
W63	W63 CNTR1 pin input count edge selection bit			Falling edge		
				Rising edge		
W62				Falling edge		
VV02	CNTR0 pin input count edge selection bit	1		Rising edge		
W61	CNTR1 output auto-control circuit			CNTR1 output auto	o-control circuit not selected	
	selection bit	1		CNTR1 output auto	o-control circuit selected	
W60	D6/CNTR0 pin function selection bit	0		D6 (I/O) / CNTR0 (	input)	
VV00	Dovement to pin function selection bit	1		CNTR0 (I/O) /D6 (	input)	

Note: "R" represents read enabled, and "W" represents write enabled.



#### (1) Timer control registers

#### Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

Timer control register W2

Register W2 controls the selection of CNTR0 output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

• Timer control register W3

Register W3 controls the selection of the count operation and count source of timer 3 count auto-stop circuit. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

• Timer control register W4

Register W4 controls the D7/CNTR1 output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 4. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

• Timer control register W5

Register W5 controls the period measurement circuit and target signal for period measurement. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.

Timer control register W6

Register W6 controls the count edges of CNTR0 pin and CNTR1 pin, selection of CNTR1 output auto-control circuit and the D6/ CNTR0 pin function. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A.

## (2) Prescaler

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

① set data in prescaler, and

② set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2, 3, and 4 count sources.

## (3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- 1) set data in timer 1
- 2 set count source by bits 0 and 1 of register W1, and

3 set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

INT0 pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."

Timer 1 underflow signal divided by 2 can be output from CNTR0 pin by clearing bit 3 of register W2 to "0" and setting bit 0 of register W6 to "1".

The period measurement circuit starts operating by setting bit 2 of register W5 to "1" and timer 1 is used to count the one-period of the target signal for the period measurement. In this time, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.



#### (4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Data can be read from timer 2 with the TAB2 instruction. Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

Timer 2 starts counting after the following process;

① set data in timer 2,

② select the count source with the bits 0 and 1 of register W2, and
③ set the bit 2 of register W2 to "1."

When a value set in reload register R2 is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Timer 2 underflow signal divided by 2 can be output from CNTR0 pin by setting bit 3 of register W2 to "1" and setting bit 0 of register W6 to "1".

#### (5) Timer 3 (interrupt function)

Timer 3 is an 8-bit binary down counter with the timer 3 reload register (R3). Data can be set simultaneously in timer 3 and the reload register (R3) with the T3AB instruction. Data can be written to reload register (R3) with the TR3AB instruction. Data can be read from timer 3 with the TAB3 instruction.

Stop counting and then execute the T3AB or TAB3 instruction to read or set timer 3 data.

When executing the TR3AB instruction to set data to reload register R3 while timer 3 is operating, avoid a timing when timer 3 underflows.

- Timer 3 starts counting after the following process;
- ① set data in timer 3
- 2 set count source by bits 0 and 1 of register W3, and
- 3 set the bit 2 of register W3 to "1."

When a value set in reload register R3 is n, timer 3 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes "0"), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3, and count continues (auto-reload function).

INT1 pin input can be used as the start trigger for timer 3 count operation by setting the bit 0 of register I2 to "1."

Also, in this time, the auto-stop function by timer 3 underflow can be performed by setting the bit 3 of register W3 to "1."

#### (6) Timer 4 (interrupt function)

Timer 4 is an 8-bit binary down counter with two timer 4 reload registers (R4L, R4H). Data can be set simultaneously in timer 4 and the reload register R4L with the T4AB instruction. Data can be set in the reload register R4H with the T4HAB instruction. The contents of reload register R4L set with the T4AB instruction can be set to timer 4 again with the T4R4L instruction. Data can be read from timer 4 with the TAB4 instruction.

Stop counting and then execute the T4AB or TAB4 instruction to read or set timer 4 data.

When executing the T4HAB instruction to set data to reload register R4H while timer 4 is operating, avoid a timing when timer 4 underflows.

Timer 4 starts counting after the following process;

① set data in timer 4

2 set count source by bit 0 of register W4, and

③ set the bit 1 of register W4 to "1."

When a value set in reload register R4L is n, timer 4 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 4 underflows (the next count pulse is input after the contents of timer 4 becomes "0"), the timer 4 interrupt request flag (T4F) is set to "1," new data is loaded from reload register R4L, and count continues (auto-reload function).

The PWM signal generated by timer 4 can be output from CNTR1 pin by setting bit 3 of the timer control register W4 to "1".

Timer 4 can control the PWM output to CNTR1 pin with timer 3 by setting bit 1 of the timer control register W6 to "1".



## (7) Period measurement function (Timer 1, period measurement circuit)

Timer 1 has the period measurement circuit which performs timer count operation synchronizing with one cycle of the signal divided by 16 of an on-chip oscillator, D6/CNTR0 pin input, or P30/INT0 pin input (one cycle, "H", or "L" pulse width at the case of a P30/INT0 pin input).

When the target signal for period measurement is set by bits 0 and 1 of register W5, a period measurement circuit is started by setting the bit 2 of register W5 to "1".

Then, if a XIN input is set as the count source of a timer 1 and the bit 2 of register W1 is set to "1", timer 1 starts operation.

Timer 1 starts operation synchronizing with the falling edge of the target signal for period measurement, and stops count operation synchronizing with the next falling edge (one-period generation circuit).

When selecting D6/CNTR0 pin input as target signal for period measurement, the period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register W6 to "1".

When selecting P30/INT0 pin input as target signal for period measurement, period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register I1 to "1". A timer 1 interrupt request flag (T1F) is set to "1" after completing measurement operation.

When a period measurement circuit is set to be operating, timer 1 interrupt request flag (T1F) is not set by timer 1 underflow signal, but turns into a flag which detects the completion of period measurement.

In addition, a timer 1 underflow signal can be used as timer 2 count source.

Once period measurement operation is completed, even if period measurement valid edge is input next, timer 1 is in a stop state and measurement data is held.

When a period measurement circuit is used again, stop a period measurement circuit at once by setting the bit 2 of register W5 to "0", and change a period measurement circuit into a state of operation by setting the bit 2 of register W5 to "1" again.

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 27<sup>(1)</sup>) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 27<sup>(2)</sup>). Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 27<sup>(3)</sup>).

:	
LA 0	; ( <b>X</b> 0 <b>XX</b> 2)
TV1A	; The SNZT1 instruction is valid $\dots \dots \oplus$
LA 0	; ( <b>X</b> 0 <b>XX</b> 2)
TW5A	; Period measurement circuit stop
NOP	2
SNZT1	; The SNZT1 instruction is executed
	(T1F flag cleared)
NOP	3
:	
X : these	e bits are not used here.



When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

## (8) Pulse width measurement function (timer 1, period measurement circuit)

A period measurement circuit can measure "H" pulse width (from rising to falling) or "L" pulse width (from falling to rising) of P30/ INTO pin input (pulse width measurement function) when the following is set;

• Set the bit 0 of register W5 to "0", and set a bit 1 to "1" (target for period measurement circuit: 30/INT0 pin input).

• Set the bit 1 of register I1 to "1" (INT0 pin edge detection circuit: both edges detection)

The measurement pulse width ("H" or "L") is decided by the period measurement circuit and the P30/INT0 pin input level at the start time of timer operation.

At the time of the start of a period measurement circuit and timer operation, "L" pulse width (from falling to rising) when the input level of P30/INT0 pin is "H" or "H" pulse width (from rising to falling) when its level is "L" is measured.

When the input of P30/INT0 pin is selected as the target for measurement, set the bit 3 of register I1 to "1", and set the input of INT0 pin to be enabled.



# (9) Count start synchronization circuit (timer 1, timer 3)

Timer 1 and timer 3 have the count start synchronous circuit which synchronizes the input of INT0 pin and INT1 pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT0 pin input can be performed.

Timer 3 count start synchronous circuit function is selected by setting the bit 0 of register I2 to "1" and the control by INT1 pin input can be performed.

When timer 1 or timer 3 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT0 pin or INT1 pin.

The valid waveform of INT0 pin or INT1 pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit 110 or 120 to "0" or reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 or timer 3 underflow.

#### (10) Count auto-stop circuit (timer 1, timer 3)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

Timer 3 has the count auto-stop circuit which is used to stop timer 3 automatically by the timer 3 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W3 to "1". It is cleared by the timer 3 underflow and the count source to timer 3 is stopped.

This function is valid only when the timer 3 count start synchronous circuit is selected.

## (11) Timer input/output pin (D6/CNTR0 pin, D7/CNTR1 pin)

CNTR0 pin is used to input the timer 1 count source and output the timer 1 and timer 2 underflow signal divided by 2.

CNTR1 pin is used to input the timer 3 count source and output the PWM signal generated by timer 4.

The D6/CNTR0 pin function can be selected by bit 0 of register W6. The selection of D7/CNTR1 output signal can be controlled by bit 3 of register W4.

When the CNTR0 input is selected for timer 1 count source, timer 1 counts the rising or falling waveform of CNTR0 input. The count edge is selected by the bit 2 of register W6.

When the CNTR1 input is selected for timer 3 count source, timer 3 counts the rising or falling waveform of CNTR1 input. The count edge is selected by the bit 3 of register W6.

## (12) PWM output function (D7/CNTR1, timer 3, timer 4)

When bit 3 of register W4 is set to "1", timer 4 reloads data from reload register R4L and R4H alternately each underflow.

Timer 4 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R4L, and the "H" interval set as reload register R4H. The PWM signal (PWMOUT) is output from CNTR1 pin.

When bit 2 of register W4 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R4H for the counter of timer 4 is extended for a half period of count source.

In this case, when a value set in reload register R4H is n, timer 4 divides the count source signal by n + 1.5 (n = 1 to 255).

When this function is used, set "1" or more to reload register R4H. When bit 1 of register W6 is set to "1", the PWM signal output to CNTR1 pin is switched to valid/invalid each timer 3 underflow. However, when timer 3 is stopped (bit 2 of register W3 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W4 is cleared to "0" in the "H" interval of PWM signal, timer 4 does not stop until it next timer 4 underflow. When clearing bit 1 of register W4 to "0" to stop timer 4 at the use of PWM output function, avoid a timing when timer 4 underflows.



#### (13) Timer interrupt request flags (T1F, T2F, T3F, T4F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3, SNZT4).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction. The timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

## (14) Precautions

Note the following for the use of timers.

Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

- Timer count source Stop timer 1, 2, 3 and 4 counting to change its count source.
- Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

• Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

• Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

• Timer 4

Avoid a timing when timer 4 underflows to stop timer 4 at the use of PWM output function.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

#### • Period measurement function

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 28①) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit. In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 28②). Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 28③).

:	
LA 0	; (X0XX2)
TV1A	; The SNZT1 instruction is valid①
LA 0	; (X0XX2)
TW5A	; Period measurement circuit stop
NOP	
SNZT1	; The SNZT1 instruction is executed
	(T1F flag cleared)
NOP	
X : these	bits are not used here.

Fig. 28 Period measurement circuit program example

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.



• Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after Prescaler, Timer 1, Timer 2 and Timer 3 operations start (1). Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.



Fig. 29 Timer count start timing and count time when operation starts (Prescaler, Timer 1, Timer 2 and Timer 3)

• Timer 4 count start timing and count time when operation starts Count starts from the rising edge (2) after the first falling edge of the count source, after Timer 4 operations start (1). Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source

operations after count starts.



Fig. 30 Timer count start timing and count time when operation starts (Timer 4)



CNTR1 output: invalid (W4)	93 = "O")	
Timer 4 count source		
Timer 4 count value	0316 X021 X011 X001 X031 X021 X011 6 X001 X031 X021 3	011200120212021201120012021201120013
(Reload	(R4L)	
register) Timer 4 underflow signal		(R4L) (R4L)
PWM signal (output invalid)		
		PWM signal "L"
	Timer 4 start	fixed
<ul> <li>CNTR1 output: valid (W43 = PWM signal "H" interval ex</li> </ul>	= "1") ktension function: invalid (W42 = "0")	
	······································	
Timer 4 count source		
Timer 4 count value	0316 0210011001021001100010031002100110	0012021201120012031202120112001202120113
(Reload		
register)	(R4H) (R4L)	(Ř4H) (Ř4L) (Ř4H)
Timer 4 underflow signal		
PWM	← 3 clock→	-3 clock
signal	Timer 4 start PWM period 7 clock	PWM period 7 clock
<ul> <li>CNTR1 output: valid (W4 PWM signal "H" interval</li> </ul>	43 = "1") extension f <mark>unc</mark> tion: valid (W42 = "1") (Note)	
Timer 4 count source		
Timer 4 count value	0316 2021 2011 2001 2021 2011 2001 2021 201	16×0016×0216×0116×0016×0316×0216×0116×0014×0216
(Reload		
register)	(R4H) (R4L)	(R4H) (R4L) (R4H)
Timer 4 underflow signal		
PWM		<
signal	Timer 4 start PWM period 7.5 clock -	PWM period 7.5 clock
Note: At PWM signal "H" inte	erval extension function: valid, set "0116" or more to reload regi	Ster K4H.
-ig. 31 Timer 4 operation (r	eload register R4L: "0316", R4H: "0216")	



CNTR1 output auto-control circuit by timer 3 is selected.	
<ul> <li>CNTR1 output: valid (W43 = "1")</li> <li>CNTR1 output auto-control circuit selected (W61 = "1")</li> </ul>	)
PWM	
CNTR1 output auto-control function	, ch
PWM signal Timer 3 underflow signal Timer 3 start	1 2 1 Timer 3 stop
Register W61	
CNTR1 output star	
<ol> <li>When the CNTR1 output auto-control function is a the CNTR1 output invalid state is retained.</li> <li>When the CNTR1 output auto-control function is a the CNTR1 output valid state is retained.</li> <li>When timer 3 is stopped, the CNTR1 output auto</li> </ol>	set to be invalid while the CNTR1 output is invalid, set to be invalid while the CNTR1 output is valid,

Fig. 32 CNTR1 output auto-control function by timer 3



Timer 4 cou	int start tin	aing				
		iing				
Machine cycle	Mi		Mi+1		X	Mi+2
	_	TW4A instruction ex	xecution cyc	cle (W41) $\leftarrow$ 1		
System clock <sup>–</sup> f(STCK)=f(XIN)/4			<b>─</b> ſ			
XIN input						
(count source selected)	L					
Register W41						
<ul> <li>Timer 4 count value</li> <li>(Reload register)</li> </ul>		0316		0216 0116 001	6021601160	016 0316 0216 0116
(Reload register) -		(R4L)			<b>↑</b> (R4H)	<b>♦</b> (R4L)
Timer 4 underflow signal						
-						
PVVIVI Sidnai						
PWM signal		-		Fimor 4 count o	tort timing	
PWW signal-		0		Fimer 4 count s	tart timing	
		Q		Fimer 4 count s	tart timing	
		Q		Fimer 4 count s	tart timing	
—Timer 4 count s	top timing-			Fimer 4 count s	tart timing	
	top timing-		i+1	Fimer 4 count s		Mi+2
—Timer 4 count s Machine cycle	Mi		ii+1			Mi+2
—Timer 4 count s Machine cycle	Mi	M TW4A instruction ex	ii+1			Mi+2
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4	Mi X		ii+1			Mi+2
—Timer 4 count s Machine cycle						Mi+2
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4 XIN input					X	Mi+2
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected)– Register W41				<u>le (W4</u> 1) ← 0	X	Mi+2
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected)—				l <u>e (W4</u> 1) ← 0	X	Mi+2
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected)- Register W41 Timer 4 count value (Reload register) Timer 4				<u>le (W4</u> 1) ← 0	X	Mi+2
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected)– Register W41 Timer 4 count value (Reload register)			i+1 xecution cyc	le (W41) ← 0	X	Mi+2
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected)- Register W41 Timer 4 count value (Reload register) Timer 4			i+1 xecution cyc	l <u>e (W4</u> 1) ← 0	X	Mi+2
—Timer 4 count s Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected)- Register W41 Timer 4 count value (Reload register) Timer 4 underflow signal —			i+1 cecution cyc 6(0116)(0016)	le (W41) ← 0		Mi+2



#### WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the  $\overrightarrow{\text{RESET}}$  pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 34 Watchdog timer function



When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 35).

The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 36). The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

WRST	; WDF1 flag cleared
DI DWDT WRST	; Watchdog timer function enabled/disabled ; WEF and WDF1 flags cleared









## A/D CONVERTER (Comparator)

The 4518 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

#### Table 11 A/D converter characteristics

Parameter	Characteristics					
Conversion format	Successive comparison method					
Resolution	10 bits					
Relative accuracy	Linearity error: $\pm 2LSB$ (2.7 V $\leq$ VDD $\leq$ 5.5V)					
	Differential non-linearity error: $\pm 0.9$ LSB (2.2 V $\leq$ VDD $\leq$ 5.5V)					
Conversion speed	31 $\mu$ s (f(XIN) = 6 MHz, STCK = f(XIN) (XIN through-mode), ADCK = INSTCK/6)					
Analog input pin	4					



 2: Writing/reading data to the comparator register is possible only in the comparator mode (Q13=1). The value of the comparator register is retained even when the mode is switched to the A/D conversion mode (Q13=0) because it is separated from the successive comparison register (AD). Also, the resolution in the comparator mode is 8 bits because the comparator register consists of 8 bits.

Fig. 37 A/D conversion circuit structure

RENESAS

#### Table 12 A/D control registers

	A/D control register Q1		at reset : 00002			at RAM back-up : state retained	R/W TAQ1/TQ1A			
013	Q13 A/D operation mode selection bit		A/D conversion mode							
QIO		Comparator mode								
			Q11	Q10		Analog input pins				
Q12	12	0	0	0	AIN0					
		0	0	1	AIN1					
	Analog input pin selection bits	0	1	0	Ain2					
Q11		0	1	1	Аімз					
			0	0	Not available					
			0	1	Not available					
Q10		1 1 0 Not available								
		1	1	1	Not available					

	A/D control register Q2		reset : 00002	at RAM back-up : state retained	R/W TAQ2/TQ2A			
023	Q23 Not used		This bit has no function, but read/write is enabled.					
G(2.5			This bit has no function, but read/write is enabled.					
022	Q22 P62/AIN2, P63/AIN3 pin function selection bit		P62, P63					
QZZ			AIN2, AIN3					
Q21			P61					
QZ1	P61/AIN1 pin function selection bit	1	AIN1					
020			P60					
Q20	Q20 P60/AIN0 pin function selection bit		AINO					
	·							

	A/D control register Q3		at reset : 00002		at RAM back-up : state retained	R/W TAQ3/TQ3A
Q33	Not used	(	0 This bit has no fun		nction, but read/write is enabled.	
Q32			)	Instruction clock (INSTCK)		
0,02	A/D converter operation clock selection bit	1		On-chip oscillator (f(RING))		
	A/D converter operation clock division ratio selection bits	Q31	Q30		Division ratio	
Q31		0	0	Frequency divided	by 6	
		0	1	Frequency divided	by 12	
Q30		1	0	Frequency divided	by 24	
			1	Frequency divided	by 48	

Note: "R" represents read enabled, and "W" represents write enabled.



## (1) A/D control register

#### A/D control register Q1

Register Q1 controls the selection of A/D operation mode and the selection of analog input pins. Set the contents of this register through register A with the TQ1A instruction. The TAQ1 instruction can be used to transfer the contents of register Q1 to register A.

• A/D control register Q2

Register Q2 controls the selection of P60/AIN0–P63/AIN3. Set the contents of this register through register A with the TQ2A instruction. The TAQ2 instruction can be used to transfer the contents of register Q2 to register A.

• A/D control register Q3

Register Q3 controls the selection of A/D converter operation clock. Set the contents of this register through register A with the TQ3A instruction. The TAQ3 instruction can be used to transfer the contents of register Q3 to register A.

#### (2) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

#### (3) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n, the logic value of the comparison voltage V<sub>ref</sub> generated from the built-in DA converter can be obtained with the reference voltage VDD by the following formula:

- Logic value of comparison voltage Vref  $V_{ref} = \frac{V_{DD}}{1024} \times n$ n: The value of register AD (n = 0 to 1023)

## (4) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

## (5) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

#### (6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- ① When the A/D conversion starts, the register AD is cleared to "00016."
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage Vref is compared with the analog input voltage VIN.
- ③ When the comparison result is Vref < VIN, the topmost bit of the register AD remains set to "1." When the comparison result is Vref > VIN, it is cleared to "0."

The 4518 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 2 machine cycles + A/D conversion clock (31  $\mu$ s when f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/ 6) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 38).

## Table 13 Change of successive comparison register AD during A/D conversion

At starting conversion	Change of successive comparison register AD Comparison voltage (Vref) value
1st comparison	1         0         0          0         0          2
2nd comparison	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
3rd comparison	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
After 10th comparison	A/D conversion result
completes	*1     *2     *3      *8     *9     *A     2     ±     ±     ±       1024

\*1: 1st comparison result

\*2: 2nd comparison result

\*3: 3rd comparison result\*9: 9th comparison result

\*8: 8th comparison result

\*A: 10th comparison result



## (7) A/D conversion timing chart

Figure 38 shows the A/D conversion timing chart.





#### (8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P60/AIN0 pin is A/D converted, and the highorder 4 bits of the converted data are stored in address M(Z, X, Y) = (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A/D interrupt is not used in this example.

Instruction clock/6 is selected as the A/D converter operation clock.

- ① Select the AINO pin function with the bit 0 of the register Q2. Select the AINO pin function and A/D conversion mode with the register Q1. Also, the instruction clock divided by 6 is selected with the register Q3. (refer to Figure 39)
- <sup>(2)</sup> Execute the ADST instruction and start A/D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- ④ Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- (5) Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- In Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- $\odot$  Transfer the contents of register A to M (Z, X, Y) = (0, 0, 1).
- $\$  Transfer the contents of register B to register A, and then, store into M(Z, X, Y) = (0, 0, 0).



Fig. 39 Setting registers



#### (9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

#### (10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage  $V_{ref}$  generated by the built-in DA converter can be determined from the following formula:

Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n: The value of register AD (n = 0 to 255)

#### (11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

#### (12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 2 machine cycles + A/D conversion clock f(ADCK) 1 clock after it has started (4  $\mu$ s at f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/6). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

#### (13) Notes for the use of A/D conversion

#### • TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

#### Operation mode of A/D converter

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.

The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.



Fig. 40 Comparator operation timing chart



## (14) Definition of A/D converter accuracy

- The A/D conversion accuracy is defined below (refer to Figure 41).
- Relative accuracy
  - ① Zero transition voltage (VoT)
    - This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."
  - 2 Full-scale transition voltage (VFST)
  - This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."
  - 3 Linearity error
    - This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.
  - ④ Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.

- Vn: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 1022)
- 1LSB at relative accuracy  $\rightarrow \frac{VFST-V0T}{1022}$  (V)

• 1LSB at absolute accuracy 
$$\rightarrow \frac{V_{DD}}{1024}$$
 (V)



Fig. 41 Definition of A/D conversion accuracy



#### SERIAL INTERFACE

The 4518 Group has a built-in clock synchronous serial I/O which can serially transmit or receive 8-bit data.

- Serial I/O consists of;
- serial I/O register SI
- serial I/O control register J1
- serial I/O transmit/receive completion flag (SIOF)
- serial I/O counter

Registers A and B are used to perform data transfer with internal CPU, and the serial I/O pins are used for external data transfer. The pin functions of the serial I/O pins can be set with the register J1.

#### Table 14 Serial I/O pins

Pin	Pin function when selecting serial I/O		
P20/SCK	Clock I/O (Scк)		
P21/SOUT	Serial data output (SOUT)		
P22/SIN	Serial data input (SIN)		

Note: Even when the SCK, SOUT, SIN pin functions are used, the input of P20, P21, P22 are valid.



Fig. 42 Serial I/O structure

#### Table 15 Serial I/O control register

Serial I/O control register J1		at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAJ1/TJ1A	
			J12		Synchronous clock		
J13		0	0	Instruction clock (II	NSTCK) divided by 8		
	Serial I/O synchronous clock selection bits	0	1	Instruction clock (II	NSTCK) divided by 4		
J12		1	0	Instruction clock (INSTCK) divided by 2			
			1	External clock (Scк input)			
			<b>J1</b> 0	Port function			
J11	- Serial I/O port function selection bits	0	0	P20, P21,P22 selected/Sck, SOUT, SIN not selected			
		0	1	SCK, SOUT, P22 selected/P20, P21, SIN not selected			
J10			0	SCK, P21, SIN selec	SCK, P21, SIN selected/P20, SOUT, P22 not selected		
			1	SCK, SOUT, SIN sel	ected/P20, P21,P22 not selected		

Note: "R" represents read enabled, and "W" represents write enabled.

RENESAS



Fig. 43 Serial I/O register state when transferring

## (1) Serial I/O register SI

Serial I/O register SI is the 8-bit data transfer serial/parallel conversion register. Data can be set to register SI through registers A and B with the TSIAB instruction. The contents of register A is transmitted to the low-order 4 bits of register SI, and the contents of register B is transmitted to the high-order 4 bits of register SI.

During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0) of register SI, and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7).

When register SI is used as a work register without using serial I/O, do not select the SCK pin.

#### (2) Serial I/O transmit/receive completion flag (SIOF)

Serial I/O transmit/receive completion flag (SIOF) is set to "1" when serial data transmission or reception completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The SIOF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

## (3) Serial I/O start instruction (SST)

When the SST instruction is executed, the SIOF flag is cleared to "0" and then serial I/O transmission/reception is started.

## (4) Serial I/O control register J1

Register J1 controls the synchronous clock, P20/SCK, P21/SOUT and P22/SIN pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J1 to register A.



## (5) How to use serial I/O

Figure 44 shows the serial I/O connection example. Serial I/O interrupt is not used in this example. In the actual wiring, pull up the

wiring between each pin with a resistor. Figure 44 shows the data transfer timing and Table 16 shows the data transfer sequence.



Fig. 44 Serial I/O connection example



RENESAS

#### Table 16 Processing sequence of data transfer from master to slave

Master (transmission)	Slave (reception)		
[Initial setting]	[Initial setting]		
<ul> <li>Setting the serial I/O mode register J1 and inter- rupt control register V2 shown in Figure 44.</li> </ul>	• Setting serial I/O mode register J1, and interrupt control register V2 shown in Figure 44.		
TJ1A and TV2A instructions	TJ1A and TV2A instructions		
Setting the port received the reception enable signal (SRDY) to the input mode.	• Setting the port transmitted the reception enable signal (SRDY) and outputting "H" level (reception impossible).		
(Port D3 is used in this example)	(Port D3 is used in this example)		
SD instruction	SD instruction		
* [Transmission enable state]	*[Reception enable state]		
• Storing transmission data to serial I/O register SI.	The SIOF flag is cleared to "0."		
TSIAB instruction	SST instruction		
	RD instruction		
[Transmission]	[Reception]		
•Check port D3 is "L" level.			
SZD instruction			
•Serial transfer starts.			
SST instruction			
•Check transmission completes.	Check reception completes.		
SNZSI instruction	SNZSI instruction		
•Wait (timing when continuously transferring)	• "H" level is output from port D3.		
	SD instruction		
	[Data processing]		

1-byte data is serially transferred on this process. Subsequently, data can be transferred continuously by repeating the process from \*. When an external clock is selected as a synchronous clock, the clock is not controlled internally. Control the clock externally because serial transfer is performed as long as clock is externally input. (Unlike an internal clock, an external clock is not stopped when serial transfer is completed.) However, the SIOF flag is set to "1" when the clock is counted 8 times after executing the SST instruction. Be sure to set the initial level of the external clock to "H."



## **RESET FUNCTION**

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to RESET pin, software starts from address 0 in page 0.



Fig. 46 Reset release timing







#### (1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V until the value of supply voltage reaches the minimum operating voltage must be set to 100  $\mu$ s or less. If the rising time exceeds 100  $\mu$ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.



Fig. 48 Structure of reset pin and its peripherals,, and power-on reset operation

#### Table 1 Port state at reset

Name	Function	State
D0-D5	D0-D5	High-impedance (Notes 1, 2)
D6/CNTR0	D6	High-impedance (Notes 1, 2)
D7/CNTR1	D7	High-impedance (Notes 1, 2)
P00–P03	P00-P03	High-impedance (Notes 1, 2, 3)
P10–P13	P10–P13	High-impedance (Notes 1, 2, 3)
Р20/Sck, P21/SOUT, P22/SIN	P20-P22	High-impedance (Note 1)
P30/INT0, P31/INT1	P30, P31	High-impedance (Note 1)
P60/AIN0-P63/AIN3	P60–P63	High-impedance (Note 1)

Notes 1: Output latch is set to "1."

2: Output structure is N-channel open-drain.

3: Pull-up transistor is turned OFF.



#### (2) Internal state at reset

Figure 49 and 50 show internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure are undefined, so set the initial value to them.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
	0 (Interrupt disabled)
Power down flag (P)	
• External 0 interrupt request flag (EXF0)	
External 1 interrupt request flag (EXF1)	
Interrupt control register V1	
Interrupt control register V2	
Interrupt control register I1	
Interrupt control register I2	
Timer 1 interrupt request flag (T1F)	
Timer 2 interrupt request flag (T2F)	
Timer 3 interrupt request flag (T3F)	
• Timer 4 interrupt request flag (T4F)	
Watchdog timer flags (WDF1, WDF2)	
Watchdog timer enable flag (WEF)	
Timer control register PA	
Timer control register W1	
Timer control register W2	
Timer control register W3	
Timer control register W4	
Timer control register W5	
Timer control register W6	
Clock control register MR	
Clock control register RG	
Serial I/O transmit/receive completion flag (SIOF).	
Serial I/O mode register J1	
	serial I/O port not selected)
Serial I/O register SI	• •
A/D conversion completion flag (ADF)	
A/D control register Q1	
A/D control register Q2	
A/D control register Q3	
Successive comparison register AD	
Comparator register	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	
	"X" represents undefined.

Fig. 49 Internal state at reset 1



<ul> <li>Port output structure control register FR</li> </ul>	)
Port output structure control register FR	I
Port output structure control register FR	2
Carry flag (CY)	0
Register A	
Register B	
Register D	XXX
Register E	XXXXXXX
Register X	
Register Y	
Register Z	X X
Stack pointer (SP)	
Operation source clock	On-chip oscillator (operating)
Ceramic resonator circuit	Stop
RC oscillation circuit	Stop
Quartz-crystal oscillation circuit	Stop

Fig. 50 Internal state at reset 2



## **VOLTAGE DROP DETECTION CIRCUIT**

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.



#### Fig. 51 Voltage drop detection reset circuit



Fig. 52 Voltage drop detection circuit operation waveform

#### Table 17 Voltage drop detection circuit operation state

VDCE pin	At CPU operating	At RAM back-up
"L"	Invalid	Invalid
"H"	Valid	Valid



## **RAM BACK-UP MODE**

The 4518 Group has the RAM back-up mode.

When the EPOF and POF instructions are executed continuously, system enters the RAM back-up state. The POF instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM. Table 18 shows the function and states retained at RAM back-up. Figure 53 shows the state transition.

#### (1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the RAM back-up flag (P) with the SNZP instruction.

#### (2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF and POF instructions continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

#### (3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- · reset pulse is input to RESET pin, or
- reset by watchdog timer is performed, or
- voltage drop detection circuit detects the voltage drop, or

SRST instruction is executed.

In this case, the P flag is "0."

#### Table 18 Functions and states retained at RAM back-up

Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)XContents of RAMOInterrupt control registers V1, V2XInterrupt control registers I1, I2OSelection of oscillation circuitOClock control register MRXTimer 1 function(Note 3)Timer 2 function(Note 3)Timer 3 function(Note 3)Timer 4 function(Note 3)Timer control register PA, W4XTimer control register PA, W4XTimer control register J1OA/D conversion functionXA/D conversion functionXA/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (EXF1)XTimer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Function	RAM back-up
carry flag (CY), stack pointer (SP) (Note 2)Contents of RAMOInterrupt control registers V1, V2XInterrupt control registers I1, I2OSelection of oscillation circuitOClock control register MRXTimer 1 function(Note 3)Timer 2 function(Note 3)Timer 3 function(Note 3)Timer 4 function(Note 3)Watchdog timer functionX (Note 4)Timer control register PA, W4XTimer control registers W1 to W3, W5, W6OSerial I/O functionXA/D conversion functionXA/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelORey-on wakeup control registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)Conversion completion flag (ADF)XSerial I/O transmission/reception completion flagX(SIOF)XInterrupt enable flag (INTE)X (Note 4)	Program counter (PC), registers A, B,	
Interrupt control registers V1, V2XInterrupt control registers I1, I2OSelection of oscillation circuitOClock control register MRXTimer 1 function(Note 3)Timer 2 function(Note 3)Timer 3 function(Note 3)Timer 4 function(Note 3)Watchdog timer functionX (Note 4)Timer control register PA, W4XTimer control registers W1 to W3, W5, W6OSerial I/O functionXA/D conversion functionXA/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)Timer 4 interrupt request flag (T4F)XSerial I/O transmission/reception completion flagX(SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	carry flag (CY), stack pointer (SP) (Note 2)	×
Interrupt control registers 11, 12OSelection of oscillation circuitOClock control register MRXTimer 1 function(Note 3)Timer 2 function(Note 3)Timer 3 function(Note 3)Timer 4 function(Note 3)Watchdog timer functionX (Note 4)Timer control register PA, W4XTimer control registers W1 to W3, W5, W6OSerial I/O functionXSerial I/O mode register J1OA/D conversion functionXA/D conversion functionXVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control registers FR0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 1 interrupt request flag (EXF0)XExternal 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flagX(SIOF)XInterrupt enable flag (INTE)X (Note 4)	Contents of RAM	0
Selection of oscillation circuitOClock control register MRXTimer 1 function(Note 3)Timer 2 function(Note 3)Timer 3 function(Note 3)Timer 4 function(Note 3)Watchdog timer functionX (Note 4)Timer control register PA, W4XTimer control registers W1 to W3, W5, W6OSerial I/O functionXSerial I/O mode register J1OA/D conversion functionXA/D conversion functionXVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control registers FR0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flagX(SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Interrupt control registers V1, V2	×
Clock control register MRXTimer 1 function(Note 3)Timer 2 function(Note 3)Timer 3 function(Note 3)Timer 4 function(Note 3)Watchdog timer functionX (Note 4)Timer control register PA, W4XTimer control registers W1 to W3, W5, W6OSerial I/O functionXA/D conversion functionXA/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control registers FR0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (EXF1)XTimer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T3F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Interrupt control registers I1, I2	0
Timer 1 function(Note 3)Timer 2 function(Note 3)Timer 3 function(Note 3)Timer 4 function(Note 3)Watchdog timer functionX (Note 4)Timer control register PA, W4XTimer control registers W1 to W3, W5, W6OSerial I/O functionXA/D conversion functionXA/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control registers FR0 to K2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (EXF1)XTimer 1 interrupt request flag (T1F)(Note 3)Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)X	Selection of oscillation circuit	0
Timer 2 function(Note 3)Timer 3 function(Note 3)Timer 4 function(Note 3)Watchdog timer functionX (Note 4)Timer control register PA, W4XTimer control registers W1 to W3, W5, W6OSerial I/O functionXA/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelORey-on wakeup control registers FR0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flagXWatchdog timer flags (WDF1, WDF2)X (Note 4)	Clock control register MR	×
Timer 3 function(Note 3)Timer 4 function(Note 3)Watchdog timer functionX (Note 4)Timer control register PA, W4XTimer control registers W1 to W3, W5, W6OSerial I/O functionXSerial I/O mode register J1OA/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control registers FR0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Timer 1 function	(Note 3)
Timer 4 function(Note 3)Watchdog timer functionX (Note 4)Timer control register PA, W4XTimer control registers W1 to W3, W5, W6OSerial I/O functionXSerial I/O mode register J1OA/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control registers FR0 to FR2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (T1F)(Note 3)Timer 1 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flagXWatchdog timer flags (WDF1, WDF2)X (Note 4)	Timer 2 function	(Note 3)
Watchdog timer functionX (Note 4)Timer control register PA, W4XTimer control registers W1 to W3, W5, W6OSerial I/O functionXSerial I/O mode register J1OA/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control registers FR0 to FR2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (T1F)(Note 3)Timer 1 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flagXWatchdog timer flags (WDF1, WDF2)X (Note 4)	Timer 3 function	(Note 3)
Timer control register PA, W4×Timer control registers W1 to W3, W5, W6OSerial I/O functionXSerial I/O mode register J1OA/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control registers K0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (T2F)(Note 3)Timer 1 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flagX(SIOF)Interrupt enable flag (INTE)X (Note 4)	Timer 4 function	(Note 3)
Timer control registers W1 to W3, W5, W6OSerial I/O functionXSerial I/O mode register J1OA/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control registers K0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (T1F)(Note 3)Timer 1 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)Timer 4 interrupt request flag (T4F)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Watchdog timer function	X (Note 4)
Serial I/O functionXSerial I/O mode register J1OA/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control registers K0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (EXF1)XTimer 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Timer control register PA, W4	×
Serial I/O mode register J1OA/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control register K0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (EXF1)XTimer 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Timer control registers W1 to W3, W5, W6	0
A/D conversion functionXA/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control register K0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (EXF1)XTimer 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Serial I/O function	×
A/D control registers Q1 to Q3OVoltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control register K0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (EXF1)XTimer 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)Timer 4 interrupt request flag (T4F)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Serial I/O mode re <mark>gister J1</mark>	0
Voltage drop detection circuitO (Note 5)Port levelOKey-on wakeup control register K0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (EXF1)XTimer 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T4F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	A/D conversion function	×
Port levelOKey-on wakeup control register K0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (EXF1)XTimer 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	A/D control registers Q1 to Q3	0
Key-on wakeup control register K0 to K2OPull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (EXF1)XTimer 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Voltage drop detection circuit	O (Note 5)
Pull-up control registers PU0, PU1OPort output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (EXF1)XTimer 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Port level	0
Port output direction registers FR0 to FR2OExternal 0 interrupt request flag (EXF0)XExternal 1 interrupt request flag (EXF1)XTimer 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Key-on wakeup control register K0 to K2	0
External 0 interrupt request flag (EXF0)×External 1 interrupt request flag (EXF1)×Timer 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)×Serial I/O transmission/reception completion flag×(SIOF)×Interrupt enable flag (INTE)× (Note 4)Watchdog timer flags (WDF1, WDF2)× (Note 4)	Pull-up control registers PU0, PU1	0
External 1 interrupt request flag (EXF1)XTimer 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flagX(SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Port output direction registers FR0 to FR2	0
Timer 1 interrupt request flag (T1F)(Note 3)Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	External 0 interrupt request flag (EXF0)	×
Timer 2 interrupt request flag (T2F)(Note 3)Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	External 1 interrupt request flag (EXF1)	×
Timer 3 interrupt request flag (T3F)(Note 3)Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Timer 1 interrupt request flag (T1F)	(Note 3)
Timer 4 interrupt request flag (T4F)(Note 3)A/D conversion completion flag (ADF)XSerial I/O transmission/reception completion flag (SIOF)XInterrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Timer 2 interrupt request flag (T2F)	(Note 3)
A/D conversion completion flag (ADF)     ×       Serial I/O transmission/reception completion flag     ×       (SIOF)     ×       Interrupt enable flag (INTE)     ×       Watchdog timer flags (WDF1, WDF2)     × (Note 4)	Timer 3 interrupt request flag (T3F)	(Note 3)
Serial I/O transmission/reception completion flag       X         (SIOF)       X         Interrupt enable flag (INTE)       X         Watchdog timer flags (WDF1, WDF2)       X (Note 4)	Timer 4 interrupt request flag (T4F)	(Note 3)
(SIOF)     X       Interrupt enable flag (INTE)     X       Watchdog timer flags (WDF1, WDF2)     X (Note 4)	A/D conversion completion flag (ADF)	×
Interrupt enable flag (INTE)XWatchdog timer flags (WDF1, WDF2)X (Note 4)	Serial I/O transmission/reception completion flag	×
Watchdog timer flags (WDF1, WDF2) X (Note 4)	(SIOF)	
	Interrupt enable flag (INTE)	×
Watchdog timer enable flag (WEF) X (Note 4)	Watchdog timer flags (WDF1, WDF2)	X (Note 4)
	Watchdog timer enable flag (WEF)	X (Note 4)

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized. Registers and flags other than the above are undefined at RAM

back-up, and set an initial value after returning.

2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.

3: The state of the timer is undefined.

4: Initialize the watchdog timer with the WRST instruction, and then execute the POF instruction.

5: The valid/invalid of the voltage drop detection circuit can be controlled only by VDCE pin.



## (4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 19 shows the return condition for each return source.

## (5) Related registers

• Key-on wakeup control register K0

Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

• Key-on wakeup control register K1

Register K1 controls the return condition and valid waveform/ level selection for port P0. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K1 to register A.

Key-on wakeup control register K2

Register K2 controls the INT0 and INT1 key-on wakeup functions and return condition function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A. • Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

• Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU0 to register A.

• External interrupt control register I1

Register I1 controls the valid waveform of external 0 interrupt, input control of INT0 pin, and return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

• External interrupt control register I2

Register I2 controls the valid waveform of external 1 interrupt, input control of INT1 pin, and return input level. Set the contents of this register through register A with the TI2A instruction. In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

R	Return source Return condition		Remarks		
signal		"L" level input, or rising edge	The key-on wakeup function can be selected with 2 port units. Select the re- turn level ("L" level or "H" level), and return condition (return by level or edge) with the register K1 according to the external state before going into the RAM back-up state.		
wakeup si		Return by an external "L" level in- put.	The key-on wakeup function can be selected with 2 port units. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state.		
a		"L" level input, or rising edge	Select the return level ("L" level or "H" level) with the registers I1 and I2 ac- cording to the external state, and return condition (return by level or edge) with the register K2 before going into the RAM back-up state.		
		The external interrupt request flags (EXF0, EXF1) are not set.			

#### Table 19 Return source and return condition





- Set source ••••••• EPOF instruction + POF instruction
- Clear source ······ Reset input



Cold start

Fig. 54 Set source and clear source of the P flag

RENESAS

Key-on wakeup control register K0		at reset : 00002		at RAM back-up : state retained	R/W TAK0/TK0A	
K03 Pins P12 and P13 key-on wakeup		0	Key-on wakeup not used			
K03	control bit	1	Key-on wakeup use	Key-on wakeup used		
1/00	Pins P10 and P11 key-on wakeup	0	Key-on wakeup not	used		
K02	control bit	1	Key-on wakeup used			
K01	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not	used		
<b>K</b> 01	control bit	1	Key-on wakeup use	ed		
K00	Pins P00 and P01 key-on wakeup	0	Key-on wakeup not	used		
K00	control bit	1	Key-on wakeup use	ed		
	Key-on wakeup control register K1		reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1A	
K13	Ports P02 and P03 return condition selection		Return by level			
K13	bit	1	Return by edge			
K12	Ports P02 and P03 valid waveform/	0	Falling waveform/"L	." level		
K12	level selection bit	1	Rising waveform/"H	l" level		
K11	Ports P01 and P00 return condition selection	0	Return by level			
<b>N</b> 11	bit	1	Return by edge			
K10	Ports P01 and P00 valid waveform/	0	Falling waveform/"L	" level		
K10	level selection bit	1	Rising wav <mark>efo</mark> rm/"H	l" level		
	Key-on wakeup control register K2	at	reset : 00002	at RAM back-up : state retained	R/W TAK2/TK2A	
K23	INT1 pin return condition selection bit	0	Return by level			
1/23	INT I pin retain condition selection bit	1	Return by edge			
K22	K22 INT1 pin key-on wakeup contro bit		0 Key-on wakeup not used			
1\22	INT I pill key-on wakeup contro bit	1	Key-on wakeup used			
K21	INT0 pin return condition selection bit	0	Return by level			
		1 Return by edge				
K20	K20 INTO nin kov on wakava contra hit		Key-on wakeup not	used		
r\20	INT0 pin key-on wakeup contro bit	1	Key-on wakeup use	ed		

#### Table 20 Key-on wakeup control register, pull-up control register

Note: "R" represents read enabled, and "W" represents write enabled.



Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	R/W TAPU0/ TPU0A	
PU03	P03 pin pull-up transistor	0	Pull-up transistor O	stor OFF		
	control bit	1	Pull-up transistor ON			
PU02	P02 pin pull-up transistor	0	Pull-up transistor OFF			
	control bit	1	Pull-up transistor ON			
PU01	P01 pin pull-up transistor	0	Pull-up transistor O	up transistor OFF		
	control bit	1	Pull-up transistor ON			
DU las	P00 pin pull-up transistor	0	Pull-up transistor O	FF		
PU00	control bit	1	Pull-up transistor O	p transistor ON		
Pull-up control register PU1		at reset : 00002		at RAM back-up : state retained	R/W TAPU1/ TPU1A	
DUIA	P13 pin pull-up transistor	0	Pull-up transistor OFF			
PU13	control bit	1	Pull-up transistor ON			
DUA	P12 pin pull-up transistor	0	Pull-up transistor OFF			
PU12	control bit	1	Pull-up transistor ON			
PU11	P11 pin pull-up transistor	0	Pull-up transistor OFF			
	control bit	1	Pull-up transistor ON			
PU10	P10 pin pull-up transistor	0	Pull-up transistor OFF			
	control bit	1	Pull-up transistor ON			

#### Table 21 Key-on wakeup control register, pull-up control register

Note: "R" represents read enabled, and "W" represents write enabled.

2



## **CLOCK CONTROL**

- The clock control circuit consists of the following circuits.
- On-chip oscillator (internal oscillator)
- Ceramic resonator
- RC oscillation circuit
- Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 56 shows the structure of the clock control circuit.

The 4518 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator, the RC oscillation or quartz-crystal oscillator can be used for the main clock (f(XIN)) of the 4518 Group. The CMCK instruction, CRCK instruction or CYCK instruction is executed to select the ceramic resonator, RC oscillator or quartz-crystal oscillator respectively.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation start/stop of on-chip oscillator is controlled by register RG.

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once.

The oscillation circuit corresponding to the first executed one of these instructions is valid.

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING) or f(XIN)) selected for the system clock cannot be stopped.



Fig. 56 Clock control circuit structure

RENESAS

## (1) Main clock generating circuit (f(XIN))

The ceramic resonator, RC oscillation or quartz-crystal oscillator can be used for the main clock of this MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. When the quartz-crystal oscillator is used, execute the CYCK instruction. The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

Execute the CMCK, CRCK or CYCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK, CRCK or CYCK instruction is not executed in program, this MCU operates by the on-chip oscillator.



Fig. 57 Switch to ceramic resonance/RC oscillation/quartz-crystal oscillation



#### (2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the main clock (f(XIN)) without using the ceramic resonator, RC oscillator or quartz-crystal oscillation, leave XIN pin and XOUT pin open (Figure 58).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

#### (3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 59).

## (4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 60).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

#### (5) Quartz-crystal oscillator

When a quartz-crystal oscillator is used as the main clock (f(XIN)), connect this external circuit and a quartz-crystal oscillator to pins XIN and XOUT at the shortest distance. Then, execute the CYCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 61).

## (6) External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation starts to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k $\Omega$  or more resistor to XIN pin in series to limit of current by competitive signal.



Fig. 58 Handling of XIN and XOUT when operating on-chip oscillator



Fig. 59 Ceramic resonator external circuit







Fig. 61 External quartz-crystal circuit



Fig. 62 External clock input circuit



#### (7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

#### Table 22 Clock control registers

#### R/W TAMR/ Clock control register MR at reset : 11112 at RAM back-up : 11112 <u>TMRA</u> MR3 MR2 Operation mode MRз 0 0 Through mode (frequency not divided) Operation mode selection bits 0 1 Frequency divided by 2 mode 1 0 Frequency divided by 4 mode MR2 1 1 Frequency divided by 8 mode Main clock (f(XIN)) oscillation enabled 0 MR1 Main clock f(XIN) oscillation circuit control bit 1 Main clock (f(XIN)) oscillation stop 0 Main clock (f(XIN)) MR<sub>0</sub> System clock oscillation source selection bit 1 Main clock (f(RING))

Clock control register RG		at reset : 02		at RAM back-up : 02	W TRGA	
RG0	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (f(RING)) oscillation enabled			
		1	On-chip oscillator (	f(RING)) oscillation stop		

Note: "R" represents read enabled, and "W" represents write enabled.

## **ROM ORDERING METHOD**

- 1.Mask ROM Order Confirmation Form\*
- 2.Mark Specification Form\*
- 3. Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.
- \* For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).

## (8) Clock control register RG

Register RG controls start/stop of on-chip oscillator. Set the contents of this register through register A with the TRGA instruction.


### LIST OF PRECAUTIONS

### 1 Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1  $\mu\text{F})$  between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and

• use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k $\Omega$  (connect this resistor to CNVss/ VPP pin as close as possible).

### ②Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

### ③Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

### ④ Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

### ⑤ Multifunction

- The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.
- The input of ports P20–P22 can be used even when SIN, SOUT and SCK are selected.
- The input/output of D6 can be used even when CNTR0 (input) is selected.
- The input of D6 can be used even when CNTR0 (output) is selected.
- The input/output of D7 can be used even when CNTR1 (input) is selected.
- The input of D7 can be used even when CNTR1 (output) is selected.

### 6 Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

⑦ Timer count source

Stop timer 1, 2, 3 and 4 counting to change its count source.

### 8 Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

### Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

### <sup>10</sup>Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload register R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

#### 1 Timer 4

Avoid a timing when timer 4 underflows to stop timer 4 at the use of PWM output function.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.



<sup>1</sup> Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up state, and stop the watchdog timer function.
- When the watchdog timer function and RAM back-up function are used at the same time, execute the WRST instruction before system enters into the RAM back-up state and initialize the flag

<sup>©</sup> Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after Prescaler, Timer 1, Timer 2 and Timer 3 operations start (1). Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.



Fig. 63 Timer count start timing and count time when operation starts (Prescaler, Timer 1, Timer 2 and Timer 3)

<sup>(a)</sup>Timer 4 count start timing and count time when operation starts Count starts from the rising edge (2) after the first falling edge of the count source, after Timer 4 operations start (1).

Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source operations after count starts.



Fig. 64 Timer count start timing and count time when operation starts (Timer 4)



### <sup>(i)</sup> Period measurement circuit

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 65<sup>(1)</sup>) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 65<sup>(2)</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 65).

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source.

(The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.

LA 0	
LA 0	(1.00.00.0)
	; (X0XX2)
TV1A	; The SNZT1 instruction is valid
LA 0	; (X0XX2)
TW5A	; Period measurement circuit stop
NOP	
SNZT1	; The SNZT1 instruction is executed
	(T1F flag cleared)
NOP	
:	

Fig. 65 Period measurement circuit program example



### B P30/INT0 pin

• Note [1] on bit 3 of register I1

When the input of the INT0 pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

• Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register 11 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 66 ①) and then, change the bit 3 of register 11.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 66 @).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 66 3).

:		
LA	4	; (XXX02)
TV1A		; The SNZ0 instruction is valid
LA	8	; (1 <b>XXX</b> 2)
TI1A		; Control of INT0 pin input is changed
NOP		
SNZ0		; The SNZ0 instruction is executed
		(EXF0 flag cleared)
NOP		3
:		
-	X:1	hese bits are not used here.

Fig. 66 External 0 interrupt program example-1

• Note [2] on bit 3 of register I1

When the bit 3 of register 11 is cleared to "0", the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.

 When the input of INTO pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 67<sup>1</sup>).

:	
LA 0	; ( <b>XXX</b> 02)
TK2A	; Input of INT0 key-on wakeup invalid ①
DI	
EPOF	
POF	; RAM back-up
:	
X : the	se bits are not used here.

Fig. 67 External 0 interrupt program example-2

### Note on bit 2 of register I1

When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register 11 in software, be careful about the following notes.

Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 68<sup>(D)</sup>) and then, change the bit 2 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 68<sup>(D)</sup>). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 68<sup>(D)</sup>).







### <sup>10</sup>P31/INT1 pin

• Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

• Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 69<sup>(1)</sup>) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 69<sup>(2)</sup>).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 69).

:		
LA	4	; (XX0X2)
TV1A		; The SNZ1 instruction is valid
LA	8	; (1XXX2)
TI2A		; Control of INT1 pin input is changed
NOP		
SNZ1		; The SNZ1 instruction is executed
		(EXF1 flag cleared)
NOP		3
:		
<b>x</b> :	these b	bits are not used here.

Fig. 69 External 1 interrupt program example-1

• Note [2] on bit 3 of register I2

When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.

 When the input of INT1 pin is disabled (register I23 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 70<sup>(1)</sup>).

:	
LA 0	; (X0XX2)
TK2A	; Input of INT1 key-on wakeup invalid ${f I}$
DI	
EPOF	
POF	; RAM back-up
:	
X : thes	e bits are not used here.

Fig. 70 External 1 interrupt program example-2

#### Note on bit 2 of register I2

When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.

Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 71<sup>①</sup>) and then, change the bit 2 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 71<sup>②</sup>). Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 71<sup>③</sup>).







<sup>®</sup>A/D converter-1

- When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."
- Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.
- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.

	; (X0XX2)
TV2A	; The SNZAD instruction is valid ①
LA 0	; (0 <b>XXX</b> 2)
TQ1A	; Operation mode of A/D converter is changed from comparator mode to A/D conversion mode.
SNZAD	
NOP	
:	X : these bits are not used here.

Fig. 72 A/D converter program example-3

### A/D converter-2

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01  $\mu$ F to 1  $\mu$ F) to analog input pins (Figure 73).

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 74. In addition, test the application products sufficiently.



to an analog input pin.









### <sup>®</sup>POF instruction

When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF instruction continuously.

#### Program counter

Make sure that the PC does not specify after the last page of the built-in ROM.

### 2 Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the value of supply voltage or more must be set to 100  $\mu$ s or less. If the rising time exceeds 100  $\mu$ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

### Clock control

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended). The oscillation circuit by the CMCK, CRCK or CYCK instruction

can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING)) or f(XIN) selected for the system clock cannot be stopped.

### ☑ On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

When considering the oscillation stabilize wait time at the switch of clock, be careful that the variable frequency of the on-chip oscillator clock.

### <sup>65</sup> External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation start to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k $\Omega$  or more resistor to XIN pin in series to limit of current by competitive signal.

### Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

### Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



### **CONTROL REGISTERS**

	Interrupt control register V1		reset : 00002	at RAM back-up : 00002	R/W TAV1/TV1A
V13	V13 Timer 2 interrupt enable bit		Interrupt disabled (	SNZT2 instruction is valid)	
V13		1	Interrupt enabled (	SNZT2 instruction is invalid)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled (	SNZT1 instruction is valid)	
V 12			Interrupt enabled (	SNZT1 instruction is invalid)	
1/14	V11 External 1 interrupt enable bit		Interrupt disabled (	SNZ1 instruction is valid)	
VII			Interrupt enabled (	SNZ1 instruction is invalid)	
V10	External 0 interrupt enable bit	0	Interrupt disabled (	SNZ0 instruction is valid)	
V 10		1	Interrupt enabled (	SNZ0 instruction is invalid)	

	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W TAV2/TV2A
	No. Carial I/O interrupt on able hit		Interrupt disabled	(SNZSI instru <mark>ction</mark> is valid)	
V23	Serial I/O interrupt enable bit	1	Interrupt enabled (	SNZSI instruction is invalid)	
	A/D interrupt enable bit	0	Interrupt disabled	(SNZAD instruction is valid)	
V22	A/D Interrupt enable bit	1	Interrupt enabled (	SNZAD instruction is invalid)	
\/O.	V21 Timer 4 interrupt enable bit		Interrupt disabled	(SNZT4 instruction is valid)	
V21			Interrupt enabled (	SNZT4 instruction is invalid)	
\/O-	Timor 2 interrupt anable bit	0	Interrupt disabled	(SNZT3 instruction is valid)	
V20	Timer 3 interrupt enable bit	1	Interrupt enabled (	SNZT3 instruction is invalid)	

Interrupt control register I1		at	reset : 00002	at RAM back-up : state retained	R/W TAI1/TI1/
		0	INT0 pin input disa	abled	
113	INT0 pin input control bit (Note 2)	1	INT0 pin input ena	bled	
Interrupt valid waveform for INT0 pin/		0	Falling waveform/" instruction)	'L" level ("L" level is recognized with	the SNZI0
112	12 return level selection bit (Note 2)	1	Rising waveform/" instruction)	H" level ("H" level is recognized with	the SNZI0
114	I11 INTO pin edge detection circuit control bit		One-sided edge de	etected	
111			Both edges detect	ed	
110	INT0 pin Timer 1 count start synchronous	0	Timer 1 count star	t synchronous circuit not selected	
110	circuit selection bit	1 Timer 1 count start synchronous circuit selected			

	Interrupt control register I2		reset : 00002	at RAM back-up : state retained	R/W TAI2/TI2A
123	I23 INT1 pin input control bit (Note 2)		INT1 pin input disabled		
123		1	INT1 pin input ena	bled	
100	I22 Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2)		Falling waveform/"L" level ("L" level is recognized with the SNZI1 instruction)		
122			Rising waveform/" instruction)	H" level ("H" level is recognized with	the SNZI1
121			One-sided edge de	etected	
121	INT1 pin edge detection circuit control bit	1	Both edges detect	ed	
120	INT1 pin Timer 3 count start synchronous		Timer 3 count star	t synchronous circuit not selected	
120	circuit selection bit	1	Timer 3 count star	t synchronous circuit selected	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set to "1".



	Clock control register MR		at reset : 11112		at RAM back-up : 11112	R/W TAMR/ TMRA
		MR3	MR2		Operation mode	
MR3		0	0	Through mode (free	quency not divided)	
	Operation mode selection bits	0	1	Frequency divided by 2 mode		
MR2		1	0	Frequency divided	by 4 mode	
		1	1	Frequency divided I	by 8 mode	
MD1	MR1 Main clock f(XIN) oscillation circuit control bit		)	Main clock (f(XIN))	oscillation enabled	
				Main clock (f(XIN)) oscillation stop		
MRo	System clock ascillation source selection hit	C	)	Main clock (f(XIN))		
	System clock oscillation source selection bit			Main clock (f(RING)		

	Clock control register RG		at reset : 02	at RAM back-up : 02	W TRGA
RG0	On this applifictor (f(DINIC)) control hit	0	On-chip oscillator (	(f(RING)) osc <mark>illati</mark> on enabled	
KG0	RG0 On-chip oscillator (f(RING)) control bit		On-chip oscillator (	(f(RING)) oscillation stop	

Timer control register PA		at reset : 02		at RAM back-up : 02	W TPAA
PAo	PA0 Prescaler control bit		Stop (state initialize	ed)	
PA0		1	Operating		

	Timer control register W1		at	reset : 00002	at RAM back-up : state retained	R/W TAW1/TW1A	
W13	Timer 1 count auto-stop circuit selection	(	)	Timer 1 count auto	-stop circuit not selected		
	bit (Note 2)		Timer 1 count auto-stop circuit selected				
W12	W12 Timer 1 control bit	(	0 Stop (state retained)				
VV12			1	Operating			
		W11	W10	Count source			
W11		0	0	Instruction clock (II	NSTCK)		
	Timer 1 count source selection bits	0	1	Prescaler output (C	DRCLK)		
W10		1	0	XIN input			
		1	1	CNTR0 input			

	Timer control register W2		at reset : 00002 at RAM back-up : state retained		R/W TAW2/TW2A	
W/23	W23 CNTR0 output signal selection bit		)	Timer 1 underflow	signal divided by 2 output	
1125		1		Timer 2 underflow	signal divided by 2 output	
W/22	W22 Timer 2 control bit	0		Stop (state retained)		
VVZZ		1		Operating		
		W21	W20	Count source		
W21		0	0	System clock (STC	CK)	
	Timer 2 count source selection bits	0	1	Prescaler output (C	DRCLK)	
W20		1	0	Timer 1 underflow	signal (T1UDF)	
		1	1	PWM signal (PWMOUT)		

2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").



	Timer control register W3	at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	(	C	Timer 3 count auto	-stop circuit not selected	
1000	bit (Note 2)	1		Timer 3 count auto	-stop circuit selected	
W/32	W32 Timer 3 control bit	0		Stop (state retained)		
1 102			1	Operating		
		W31	W30	Count source		
W31	Timer 2 count counce cale stice bits	0	0	PWM signal (PWM	OUT)	
	Timer 3 count source selection bits		1	Prescaler output (ORCLK)		
W30			0	Timer 2 underflow signal (T2UDF)		
		1	1	CNTR1 input		

	Timer control register W4		reset : 00002	at RAM back-up : 00002	R/W TAW4/TW4A		
W43	D7/CNTR1 pin function selection bit	0	D7 (I/O) / CNTR1 (input)				
VV <del>4</del> 3		1	CNTR1 (I/O) / D7 (	input)			
W/40	W42 PWM signal	0	PWM signal "H" interval expansion function invalid				
VV42	"H" interval expansion function control bit	1	PWM signal "H" int	terv <mark>al expansion</mark> function valid			
W41	Timer 4 control bit	0	Stop (state retaine	d)			
VV41		1	Operating				
W40	Timer 4 count source selection bit	0	XIN input				
vv40		1	Prescaler output (C	ORCLK) divided by 2			

	Timer control register W5		at reset : 00002		at RAM back-up : state retained	R/W TAW5/TW5A	
W53	Not used	0		This bit has no function, but read/write is enabled.			
W52	W52 Period measurement circuit control bit		0 Stop				
W02			1	Operating			
		W51	W50		Count source		
W51	Signal for period measurement selection	0	0	On-chip oscillator (	On-chip oscillator (f(RING/16))		
	bits	0	1	CNTR <sub>0</sub> pin input			
W50			0	INT0 pin input			
		1	1	Not available			

	Timer control register W6	at	reset : 00002	at RAM back-up : state retained	R/W TAW6/TW6A	
W63	CNTR1 pin input count edge selection bit	0	Falling edge			
		1	Rising edge			
W62	CNTR0 pin input count edge selection bit	0	Falling edge			
002	Charles pin input count edge selection bit	1	Rising edge			
W61	CNTR1 output auto-control circuit	0	CNTR1 output auto-control circuit not selected			
0001	selection bit	1	CNTR1 output auto-control circuit selected			
W60	D6/CNTR0 pin function selection bit	0	D6 (I/O) / CNTR0 (input)			
**00		1	CNTR0 (I/O) /D6 (	input)		

Notes 1: "R" represents read enabled, and "W" represents write enabled. 2: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").



	Serial I/O control register J1		at reset : 00002		at RAM back-up : state retained	R/W TAJ1/TJ1A	
		J13	J12		Synchronous clock		
J13		0	0	Instruction clock (II	NSTCK) divided by 8		
	J12 Serial I/O synchronous clock selection bits	0	1	Instruction clock (II	Instruction clock (INSTCK) divided by 4		
J12		1	0	Instruction clock (INSTCK) divided by 2			
		1	1	External clock (Scк input)			
		J11	<b>J1</b> 0		Port function		
J11		0	0	P20, P21, P22 selec	ted/Sck, Sout, Sin not selected		
	Serial I/O port function selection bits	0	1	SCK, SOUT, P22 sel	ected/P20, P21, SIN not selected		
J10		1	0	SCK, P21, SIN selected/P20, SOUT, P22 not selected			
		1	1	SCK, SOUT, SIN sel	ected/P20, P21,P22 not selected		

	A/D control register Q1		at	rese	t : 00002	at RAM back-up : state retained	R/W TAQ1/TQ1A
Q13	Q13 A/D operation mode selection bit		) con	vers	on mode		
	··- ··	Co	mpar	ator	mode		
		Q12	Q11	Q10		Analog input pins	
Q12	Q12	0	0	0			
		0	0	1	AIN1		
	Analog input pin selection bits	0	1	0	AIN2		
Q11	Analog input pin selection bits	0	1	1	Аімз		
		1	0	0	Not available		
		1	0	1	Not available		
Q10		1	1	0	Not available		
		1 1 1 Not available					
					<b>•</b>		

	A/D control register Q2	at	reset : 00002	at RAM back-up : state retained	R/W TAQ2/TQ2A
Q23	Not used	0 This bit has no func		ction, but read/write is enabled.	
022	Q22 P62/AIN2 P63/AIN3 pin function selection bit	0	P62, P63		
Q22	P62/AIN2, P63/AIN3 pin function selection bit	1	Ain2, Ain3		
Q21		0	P61		
QZI	P61/AIN1 pin function selection bit	1	AIN1		
Q20	Do-/America (another extension with	0	P60		
Q20 P60/AIN0 pin function	P60/AIN0 pin function selection bit	1	AINO		

	A/D control register Q3		at reset : 00002 at RAM back-up : state reta		at RAM back-up : state retained	R/W TAQ3/TQ3A
Q33	Not used	0		This bit has no function, but read/write is enabled.		
			)	Instruction clock (INSTCK)		
Q32	A/D converter operation clock selection bit			On-chip oscillator (f(RING))		
		Q31	Q30	Division ratio		
Q31		0	0	Frequency divided	by 6	
	A/D converter operation clock division	0	1	Frequency divided	by 12	
Q30	ratio selection bits	1	0	Frequency divided	by 24	
		1	1	Frequency divided	by 48	



	Key-on wakeup control register K0	at	reset : 00002	at RAM back-up : state retained	R/W TAK0/TK0A		
KOa	Pins P12 and P13 key-on wakeup	0	Key-on wakeup not	used			
K03	control bit	1 Key-on wakeup used		ed			
KOa	Pins P10 and P11 key-on wakeup	0	Key-on wakeup not	used			
K02	control bit	1	Key-on wakeup use	ed			
Kor	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not	used			
K01	control bit	1	Key-on wakeup use	ed			
KOa	Pins P00 and P01 key-on wakeup	0 Key-on wakeup not		used			
K00	control bit	1	Key-on wakeup use	ed			
	Key-on wakeup control register K1	at	reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1A		
K13	Ports P02 and P03 return condition selection	0	Return by level				
N13	bit	1	Return by edge				
K12	Ports P02 and P03 valid waveform/	0	Falling waveform/"L" level				
K12	level selection bit	1	Rising waveform/"H	ł" level			
K11	Ports P01 and P00 return condition selection	0	Return by level				
N11	bit	1	Return by edge				
K10	Ports P01 and P00 valid waveform/	0	Falling waveform/"L	" level			
K10	level selection bit	1	Rising waveform/"H	l" level			
	Key-on wakeup control register K2	at	reset : 00002	at RAM back-up : state retained	R/W TAK2/TK2A		
K23	INT1 pin return condition selection bit	0	Return by level				
1123	INT PINTERIA CONDITION Selection bit	1	Return by edge				
K22	INT1 pin key-on wakeup contro bit	0	Key-on wakeup not	used			
1\22	INT I pill key-on wakeup contro bit	1	Key-on wakeup use	ed			
K21	INT0 pin return condition selection bit	0	Return by level				
r Z I		1	Return by edge				
K20	INITO pin koy on wakoun contro hi	0	Key-on wakeup not	used			
<b>N</b> 20	INT0 pin key-on wakeup contro bit	_ 1	Key-on wakeup used				



Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained R/W TAPU0 TPU0/				
PU03	P03 pin pull-up transistor	0	Pull-up transistor O	FF				
P003	control bit	1	Pull-up transistor O	N				
DUOs	P02 pin pull-up transistor	0	Pull-up transistor O	FF				
PU02	control bit	1	Pull-up transistor O	Ν				
	P01 pin pull-up transistor	0	Pull-up transistor O	FF				
PU01	control bit	1	Pull-up transistor O	Ν				
DUIDa	P0o pin pull-up transistor	0	Pull-up transistor O	FF				
PU00	control bit	1	Pull-up transistor O	Ν				
	Pull-up control register PU1	at reset : 00002		at RAM back-up : state retained	R/W TAPU1/ TPU1A			
DUIA	P13 pin pull-up transistor	0	Pull-up transistor O	)FF				
PU13	control bit	1	Pull-up transistor O	N				
DUA	P12 pin pull-up transistor	0	Pull-up transistor O	FF 🛛				
PU12	control bit	1	Pull-up transistor O	N				
	P11 pin pull-up transistor	0	Pull-up transistor O	FF				
PU11	control bit	1	1 Pull-up transistor ON					
DUA	P10 pin pull-up transistor		Pull-up transistor O	FF				
PU10	control bit	1	Pull-up transistor ON					



Port output structure control register FR0		at reset : 00002		at RAM back-up : state retained	W TFR0A	
ED 0a	Ports P12, P13 output structure selection	0	N-channel open-dra	ain output		
FR03	bit	CMOS output				
ED 0a	Ports P10, P11 output structure selection	0 N-channel open-drain output				
FR02	bit	1	CMOS output			
	Ports P02, P03 output structure selection	0	N-channel open-drain output			
FR01	bit	1	CMOS output			
FR00	Ports P00, P01 output structure selection 0 N-channel open-drain output					
FR00	bit	1	CMOS output			

Por	Port output structure control register FR1		reset : 00002	at RAM back-up : state retained	W TFR1A			
FR13	Dant Da autout atmeture calentian, kit	0	N-channel open-dra	ain output				
FR13 Port D3 output structure selection bit		1	CMOS output	<b>X</b>				
FR12			N-channel open-drain output					
FR12	Port D2 output structure selection bit	1	CMOS output					
	Dent De externe estructure esteration hit	0	N-channel open-drain output					
FR11	Port D1 output structure selection bit	1	CMOS output					
FR10	Port Do output structure selection bit	0	N-channel o <mark>pen</mark> -drain output					
FR10		1	CMOS output					

Port output structure control register FR2		at	reset : 00002	at RAM back-up : state retained	W TFR2A				
FR23	Port D7/CNTR1 output structure selection bit	0	N-channel open-dra	ain output					
FRZ3	For Di/CNTRT output structure selection bit	1	CMOS output						
FR22		0	N-channel open-drain output						
FR22	Port D6/CNTR0 output structure selection bit	1	CMOS output	CMOS output					
	Dart Da autout atmost un anlantica bit	0	N-channel open-drain output						
FR21	Port D5 output structure selection bit	1	CMOS output						
ED 0a	Port D4 output structure selection bit	0	N-channel open-drain output						
FR20		1	CMOS output						



### INSTRUCTIONS

The 4518 Group has the 148 instructions. Each instruction is described as follows;

(1) Index list of instruction function

(2) Machine instructions (index by alphabet)

(3) Machine instructions (index by function)

(4) Instruction code table

### SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	PS	Prescaler
В	Register B (4 bits)	T1	Timer 1
DR	Register DR (3 bits)	T2	Timer 2
E	Register E (8 bits)	Т3	Timer 3
V1	Interrupt control register V1 (4 bits)	T4	Timer 4
V2	Interrupt control register V2 (4 bits)	T1F	Timer 1 interrupt request flag
11	Interrupt control register I1 (4 bits)	T2F	Timer 2 interrupt request flag
12	Interrupt control register I2 (4 bits)	T3F	Timer 3 interrupt request flag
MR	Clock control register MR (4 bits)	T4F	Timer 4 interrupt request flag
RG	Clock control register RG (1 bit)	WDF1	Watchd <mark>og</mark> time <mark>r f</mark> lag
PA	Timer control register PA (1 bit)	WEF	Watchdog timer enable flag
W1	Timer control register W1 (4 bits)	INTE	Interrupt enable flag
W2	Timer control register W2 (4 bits)	EXF0	External 0 interrupt request flag
W3	Timer control register W3 (4 bits)	EXF1	External 1 interrupt request flag
W4	Timer control register W4 (4 bits)	Р	Power down flag
W5	Timer control register W5 (4 bits)	ADF	A/D conversion completion flag
W6	Timer control register W6 (4 bits)	SIOF	Serial I/O transmit/receive completion flag
J1	Serial I/O control register J1 (4 bits)		
Q1	A/D control register Q1 (4 bits)	D	Port D (8 bits)
Q2	A/D control register Q2 (4 bits)	PO	Port P0 (4 bits)
Q3	A/D control register Q3 (4 bits)	P1	Port P1 (4 bits)
PU0	Pull-up control register PU0 (4 bits)	P2	Port P2 (3 bits)
PU1	Pull-up control register PU1 (4 bits)	P3	Port P3 (2 bits)
FR0	Port output format control register FR0 (4 bits)	P6	Port P6 (4 bits)
FR1	Port output format control register FR1 (4 bits)		
FR2	Port output format control register FR2 (4 bits)	x	Hexadecimal variable
K0	Key-on wakeup control register K0 (4 bits)	у	Hexadecimal variable
K1	Key-on wakeup control register K1 (4 bits)	z	Hexadecimal variable
K2	Key-on wakeup control register K2 (4 bits)	р	Hexadecimal variable
Х	Register X (4 bits)	n	Hexadecimal constant
Y	Register Y (4 bits)	i	Hexadecimal constant
Z	Register Z (2 bits)	li	Hexadecimal constant
DP	Data pointer (10 bits)	, A3A2A1A0	Binary notation of hexadecimal variable A
	(It consists of registers X, Y, and Z)		(same for others)
PC	Program counter (14 bits)		
РСн	High-order 7 bits of program counter	$\leftarrow$	Direction of data movement
PCL	Low-order 7 bits of program counter	$\leftrightarrow$	Data exchange between a register and memory
SK	Stack register (14 bits X 8)	?	Decision of state shown before "?"
SP	Stack pointer (3 bits)	()	Contents of registers and memories
CY	Carry flag	<u>                                     </u>	Negate, Flag unchanged after executing instruction
RPS	Prescaler reload register (8 bits)	M(DP)	RAM address pointed by the data pointer
R1	Timer 1 reload register (8 bits)	a	Label indicating address a6 a5 a4 a3 a2 a1 a0
R2	Timer 2 reload register (8 bits)	p, a	Label indicating address a6 a5 a4 a3 a2 a1 a0
R3	Timer 3 reload register (8 bits)	-	in page p5 p4 p3 p2 p1 p0
R4L	Timer 4 reload register (8 bits)	C	Hex. C + Hex. number x
R4H	Timer 4 reload register (8 bits)	C + x	

Note : Some instructions of the 4518 Group has the skip function to unexecute the next described instruction. The 4518 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.

RENESAS

Froup- ing	Mnemonic	Function		Group- ing	Mnemonic	Function
	ТАВ	$(A) \leftarrow (B)$			XAMI j	$(A) \leftarrow \rightarrow (M(DP))$
				fer		$(X) \leftarrow (X) EXOR(j)$
	ТВА	$(B) \leftarrow (A)$		ans		j = 0 to 15
				er tr		$(Y) \leftarrow (Y) + 1$
	TAY	$(A) \leftarrow (Y)$		jiste		
				lec	TMA j	$(M(DP)) \leftarrow (A)$
	TYA	$(Y) \leftarrow (A)$		A to		$(X) \gets (X)EXOR(j)$
				RAM to register transfer		j = 0 to 15
	TEAB	$(E_7-E_4) \leftarrow (B)$				
Register to register transfer		(E3–E0) ← (A)			LA n	$(A) \gets n$
ran						n = 0 to 15
er t	TABE	$(B) \leftarrow (E7-E4)$				
gist		$(A) \leftarrow (E_3 - E_0)$			TABP p	$(SP) \leftarrow (SP) + 1$
e c						$(SK(SP)) \leftarrow (PC)$
er to	TDA	$(DR_2-DR_0) \leftarrow (A_2-A_0)$				(РСн) ← р
giste	TAD					$(PCL) \leftarrow (DR2-DR0, A3-A0)$
Reć	TAD	$(A_2 - A_0) \leftarrow (DR_2 - DR_0)$				$(DR_2) \leftarrow 0$
		$(A3) \leftarrow 0$				$(DR1, DR0) \leftarrow (ROM(PC))9,$
	TAZ	(A1, A0) ← (Z1, Z0)				$(B) \leftarrow (ROM(PC))_{7-4}$
	IAZ	$(A1, A0) \leftarrow (21, 20)$ $(A3, A2) \leftarrow 0$				$(A) \leftarrow (ROM(PC))_{3-0}$
		$(A3, A2) \leftarrow 0$				$(PC) \leftarrow (SK(SP))$
	тах	$(A) \leftarrow (X)$				$(SP) \leftarrow (SP) - 1$
					АМ	(A) ← (A) + (M(DP))
	TASP	$(A_2-A_0) \leftarrow (SP_2-SP_0)$				
		$(A_3) \leftarrow 0$			AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$
				Arithmetic operation		$(CY) \leftarrow Carry$
	LXY x, y	$(X) \leftarrow x x = 0$ to 15		erat		
		$(Y) \leftarrow y y = 0 \text{ to } 15$		do	An	(A) ← (A) + n
ses				etic		n = 0 to 15
RAM addresses	LZ z	$(Z) \leftarrow z z = 0$ to 3		thm		
ado				Ari	AND	$(A) \leftarrow (A) AND (M(DP))$
ΜA	INY	$(Y) \leftarrow (Y) + 1$				
2					OR	$(A) \leftarrow (A) \; OR \; (M(DP))$
	DEY	$(Y) \leftarrow (Y) - 1$				
			-		SC	(CY) ← 1
	TAM j	$(A) \leftarrow (M(DP))$				
		$(X) \leftarrow (X) EXOR(j)$			RC	$(CY) \leftarrow 0$
fer		j = 0 to 15				
ans	XAM j	$(\Lambda)$ $(\Lambda)$ $(M(DB))$			SZC	(CY) = 0 ?
er tr		$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \end{array}$			0.44	
jist∈		i = 0 to 15			CMA	$(\overline{A}) \to (\overline{A})$
lec		] = 0.013				
A to	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$			RAR	$\rightarrow$ CY $\rightarrow$ A3A2A1A0
RAM to register transfer		$(X) \leftarrow \rightarrow (M(D^{-}))$ $(X) \leftarrow (X) EXOR(j)$				
<u>.</u>		j = 0 to 15				
		$(Y) \leftarrow (Y) - 1$				
	1					

### INDEX LIST OF INSTRUCTION FUNCTION

Note: p is 0 to 15 for M34518M2,

p is 0 to 31 for M34518M4, p is 0 to 47 for M34518M6,

p is 0 to 63 for M34518M8/E8.



Group- ing	Mnemonic	Function		Group- ing	Mnemonic	Function
	SB j	$(Mj(DP)) \leftarrow 1$			DI	$(INTE) \leftarrow 0$
_		j = 0 to 3			EI	(INTE) ← 1
Bit operation	RB j	(Mj(DP)) ← 0				
oper		j = 0 to 3			SNZ0	V10 = 0: (EXF0) = 1 ?
Bit	070 :					After skipping, (EXF0) $\leftarrow$ 0 V10 = 1: NOP
	SZB j	(Mj(DP)) = 0 ? j = 0 to 3				V10 = 1. NOP
					SNZ1	V11 = 0: (EXF1) = 1 ?
son	SEAM	(A) = (M(DP)) ?				After skipping, (EXF1) $\leftarrow 0$ V11 = 1: NOP
Comparison operation	SEA n	(A) = n ?				VII = I. NOP
op O		n = 0 to 15			SNZI0	I12 = 1 : (INT0) = "H" ?
	Ва			u		112 = 0 : (INT0) = "L" ?
	Ба	$(PCL) \leftarrow a6-a0$		ratic	SNZI1	I22 = 1 : (INT1) = "H" ?
eratic	BL p, a	$(PCH) \gets p$		t ope		122 = 0 : (INT1) = "L" ?
Branch operation		$\begin{array}{c} 3 \text{ a} \\ 3 \text{ a} \\ 3 \text{ b} \text{ b} \text{ c} \text{ p} \\ 3 \text{ b} \text{ c} \text{ p} \\ 3 \text{ c} \text{ p} \text{ c} \text{ p} \\ (\text{PCH}) \leftarrow \text{ p} \\ (\text{PCL}) \leftarrow \text{ a6-a0} \end{array}$			TAV1	$(A) \leftarrow (V1)$
anch	BLA p				TAVI	$(A) \leftarrow (V)$
Ē	$(PCL) \leftarrow (DR2-DR0, A3-A0)$			TV1A	$(V1) \leftarrow (A)$	
	BM a (SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a6–a0	$(SP) \leftarrow (SP) + 1$			TAV2	$(A) \leftarrow (V2)$
					-	
					TV2A	$(V2) \leftarrow (A)$
uo					TAI1	$(A) \leftarrow (I1)$
erati	BML p, a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$			TI1A	
le op		$(SR(SF)) \leftarrow (FC)$ $(PCH) \leftarrow p$				$(I1) \leftarrow (A)$
Subroutine operation	(PCL) ← a6–a0				TAI2	$(A) \leftarrow (I2)$
Sub	BMLA p	$(SP) \leftarrow (SP) + 1$			TI2A	(I2) ← (A)
		(SK(SP)) ← (PC)				
		$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$			TPAA	$(PA0) \leftarrow (A0)$
					TAW1	$(A) \leftarrow (W1)$
	RTI	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$			T) A / 4 A	
		$(SF) \leftarrow (SF) - 1$		c	TW1A	$(W1) \leftarrow (A)$
	RT	$(PC) \gets (SK(SP))$		Timer operation	TAW2	$(A) \leftarrow (W2)$
5		$(SP) \leftarrow (SP) - 1$		opei	TW2A	
eratio	RTS	$(PC) \leftarrow (SK(SP))$		imer	IVVZA	$(W2) \leftarrow (A)$
Return operation		$(SP) \leftarrow (SP) - 1$		μ	TAW3	$(A) \leftarrow (W3)$
Retur					ТW3A	(W3) ← (A)
	0 to 45 for M	34518M2, p is 0 to 31 for M34518M4, p is 0 to 47 for	MOA	10MC an		for M24549M9/E9

Note: p is 0 to 15 for M34518M2, p is 0 to 31 for M34518M4, p is 0 to 47 for M34518M6 and p is 0 to 63 for M34518M8/E8.



Group-				Group-	Mnemonic	Function
ing	Mnemonic	Function		ing	winemonic	Function
	TAW4	$(A) \leftarrow (W4)$			T4HAB	(R4H7–R4H4) ← (B)
						(R4H3–R4H0) ← (A)
	TW4A	$(W4) \leftarrow (A)$				
					TR1AB	(R17–R14) ← (B) (R13–R10) ← (A)
	TAW5	$(A) \leftarrow (W5)$				
					TR3AB	$(R37-R34) \leftarrow (B) \; (R33-R30) \leftarrow (A)$
	TW5A	$(W5) \leftarrow (A)$				
					T4R4L	$(T47-T44) \leftarrow (R4L7-R4L4)$
	TAW6	$(A) \leftarrow (W6)$				
				_	SNZT1	V12 = 0: (T1F) = 1 ?
	TW6A	$(W6) \leftarrow (A)$		atio		After skipping, (T1F) $\leftarrow 0$
				Timer operation		V12 = 1: NOP
	TABPS	$(B) \leftarrow (TPS7\text{-}TPS4)$				
		$(A) \leftarrow (TPS_3 - TPS_0)$		ime	SNZT2	V13 = 0: (T2F) = 1 ?
				F		After skipping, (T2F) $\leftarrow 0$
	TPSAB	$(RPS7-RPS4) \leftarrow (B)$				V13 = 1: NOP
		$(TPS7-TPS4) \leftarrow (B)$			ONIZTO	
		$(RPS_3-RPS_0) \leftarrow (A)$			SNZT3	V20 = 0: (T3F) = 1 ?
		$(TPS3-TPS0) \leftarrow (A)$				After skipping, (T3F) $\leftarrow 0$
						V20 = 1: NOP
	TAB1	$(B) \leftarrow (T17-T14)$			SNZT4	
	$(A) \leftarrow (T13-T10)$ $(R17-R14) \leftarrow (B$	$(A) \leftarrow (I13 - I10)$			SINZ 14	V21 = 0: (T4F) = 1 ? After skipping, (T4F) $\leftarrow$ 0
						V21 = 1: NOP
tior				•		V21 = 1. NOP
era		$(T17-T14) \leftarrow (B)$			IAP0	(A) ← (P0)
L op		(R13–R10) ← (A) (T13–T10) ← (A)				
Timer operation		$(113-110) \leftarrow (A)$			OP0A	(P0) ← (A)
-	TAB2	(B) ← (T27–T24)				
		$(A) \leftarrow (T23 - T24)$			IAP1	$(A) \leftarrow (P1)$
		(A) (~ (123 120)				
	T2AB	(R27–R24) ← (B)			OP1A	$(P1) \leftarrow (A)$
	12,02	$(T27-T24) \leftarrow (B)$				
		$(R23-R20) \leftarrow (A)$			IAP2	(A2–A0) ← (P22–P20) (A3) ← 0
		$(T23-T20) \leftarrow (A)$				
				tion	OP2A	(P22–P20) ← (A2–A0)
	ТАВЗ	(B) ← (T37–T34)		era		
		(A) ← (T33–T30)		t op	IAP3	(A) ← (P3)
				Input/Output operation		
	ТЗАВ	(R37–R34) ← (B)		nO/	OP3A	(P3) ← (A)
		(T37−T34) ← (B)		put		
		(R33–R30) ← (A)		<u>_</u>	IAP6	(A) ← (P6)
		(T33–T30) ← (A)			0.000	
					OP6A	$(P6) \leftarrow (A)$
	TAB4	(B) ← (T47–T44)				
		$(A) \leftarrow (T43-T40)$				
	T4AB	$(R4L7-R4L4) \leftarrow (B)$				
		(T47−T44) ← (B)				
		$(R4L3-R4L0) \leftarrow (A)$				
		(T43−T40) ← (A)				
L	1	1			1	1

# INDEX LIST OF INSTRUCTION FUNCTION (continued)



Group- ing		FINSTRUCTION FUNCTION (COF Function		Group- ing	Mnemonic	Function
	CLD	$(D) \leftarrow 1$		U	TABSI	$(B) \leftarrow (SI7\text{-}SI4) \ (A) \leftarrow (SI3\text{-}SI0)$
	RD	$(D(Y)) \leftarrow 0$ (Y) = 0  to  7			TSIAB	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$
	SD	(D(Y)) ← 1 (Y) = 0 to 7		Serial I/O operation	SST	(SIOF) ← 0 Serial I/O starting
	SZD	(D(Y)) = 0 ? (Y) = 0 to 7		Serial I/O	SNZSI	V23=0: (SIOF)=1? After skipping, (SIOF) $\leftarrow$ 0 V23=1: NOP
	TAPU0	$(A) \leftarrow (PU0)$			TAJ1	(A) ← (J1)
	TPU0A	(PU0) ← (A)			TJ1A	(J1) ← (A)
	TAPU1	$(A) \gets (PU1)$			TABAD	In A/D conversion mode , (B) $\leftarrow$ (AD9–AD6)
L.	TPU1A	$(PU1) \gets (A)$				(A) $\leftarrow$ (AD5–AD2) In comparator mode,
peratic	ТАКО	(A) ← (K0)		0		$(B) \leftarrow (AD7\text{-}AD4)$
Input/Output operation	ткоа	(K0) ← (A)	1		<b>T</b>	$(A) \leftarrow (AD_3 - AD_0)$
IDut/Or	TAK1	(A) ← (K1)			TALA	$ (A3, A2) \leftarrow (AD1, AD0)  (A1, A0) \leftarrow 0 $
7	TK1A	(K1) ← (A)			TADAB	(AD7–AD4) ← (B) (AD3–AD0) ← (A)
	TAK2	$(A) \leftarrow (K2)$		-	ADST	$(ADF) \leftarrow 0$
	TK2A	$(K2) \leftarrow (A)$		A/D operation		A/D conversion starting
	TFR0A	$(FR0) \leftarrow (A)$ $(FR1) \leftarrow (A)$		A/D op	SNZAD	V21 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V21=1: NOP
	TFR2A	(FR2) ← (A)			TAQ1	(A) ← (Q1)
	СМСК	Ceramic resonator selected	-		TQ1A	(Q1) ← (A)
	CRCK	RC oscillator selected			TAQ2	(A) ← (Q2)
ation	СҮСК	Quartz-crystal oscillator selected			TQ2A	(Q2) ← (A)
Clock operation	TRGA	(RG₀) ← (A₀)			TAQ3	(A) ← (Q3)
Cloc	TAMR	$(A) \leftarrow (MR)$			ТQЗА	(Q3) ← (A)
	TMRA	$(MR) \leftarrow (A)$				

## INDEX LIST OF INSTRUCTION FUNCTION (continued)



Group- ing	Mnemonic	Function
	NOP	$(PC) \gets (PC) + 1$
	POF	Transition to RAM back-up mode
	EPOF	POF instruction valid
Other operation	SNZP	(P) = 1 ?
do Jer op	DWDT	Stop of watchdog timer function enabled
Ōŧ	WRST	(WDF1) = 1 ? After skipping, (WDF1) $\leftarrow$ 0
	SRST	System reset occurrence

## INDEX LIST OF INSTRUCTION FUNCTION (continued)



## MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

<b>A n</b> (Add n	and accumulator)						
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition		
COUE	0 0 0 1 1 0 n n n n <sub>2</sub> 0 6 n <sub>16</sub>	1	1	-	Overflow = 0		
			Grouping:       Arithmetic operation         Description:       Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.				
ADST (A/D	conversion STart)	•					
Instruction code	D9 D0 1 0 1 0 0 1 1 1 1 1 2 2 9 F 16	Number of words	Number of cycles	Flag CY	Skip condition		
Operation:	$(ADF) \leftarrow 0$ Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting (Q13 : bit 3 of A/D control register Q1)	Grouping: Description	flag ADF, a conversior	to A/D c and the A/E mode (Q on at the c	ation onversion completion o conversion at the A/D I3 = 0) or the compara- comparator mode (Q13		
AM (Add a	ccumulator and Memory)						
Instruction code	D9 D0 0 0 0 0 0 1 0 1 0 2 0 0 A 16	Number of words	Number of cycles 1	Flag CY	Skip condition		
Operation:	(A) ← (A) + (M(DP))	Grouping: Description	Stores the	contents o result in re	f M(DP) to register A. egister A. The contents ins unchanged.		
AMC (Add	accumulator, Memory and Carry)						
Instruction code	D9 D0 0 0 0 0 0 0 1 0 1 1 0 0 B 0	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	0/1	-		
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	Grouping: Description		contents of ster A. Sto	f M(DP) and carry flag res the result in regis- Y.		



AND (logic	al AND between accumulator and memory)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 0 0 2 0 1 8 16	1	1	_	_
Operation:	$(A) \leftarrow (A) AND (M(DP))$	Grouping:	Arithmetic	operation	
•			: Takes the	AND opera	ation between the con-
					and the contents of e result in register A.
<b>.</b>					
	n to address a)		Number		
Instruction code	D9 D0 $\begin{bmatrix} 0 & 1 & 1 & a6 & a5 & a4 & a3 & a2 & a1 & a0 \end{bmatrix}_2 \begin{bmatrix} 1 & 8 & a \\ +a & a & 16 \end{bmatrix}_{16}$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$(PCL) \leftarrow a6 \text{ to } a0$	Grouping:	Branch op	eration	
		Description			: Branches to address
		Nata	a in the ide		
		Note:	including the		ddress within the page
BL p, a (Br	anch Long to address a in page p)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	2	_	_
		Grouping: Branch operation			
Operation:	(PCн) ← p	Description			: Branches to address
	(PCL) ← a6 to a0		a in page p		
		Note:			518M2, p is 0 to 31 for 47 for M34518M6 and
			p is 0 to 63		
• `	nch Long to address (D) + (A) in page p)	Number	Number		
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
couc	0 0 0 0 1 0 0 0 2 0 1 0 16	2	2	-	-
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p <sub>16</sub>	Grouping:	Branch op	eration	
Operation:	$(PCH) \gets p$	Description			: Branches to address
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$	(DR2 DR1 DR0 A3 A2 A1 A0)2 specified			
		Note:	registers D		bage p. 518M2, p is 0 to 31 for
		Note.	•	4, p is 0 to	47 for M34518M6 and



	INSTRUCTIONS (INDEX BY ALPHABET,		ueu)		
	nch and Mark to address a in page 2)	1	1	1	
Instruction code	D9 D0 0 1 0 a6 a5 a4 a3 a2 a1 a0 1 a a	Number of words	Number of cycles	Flag CY	Skip condition
	0 1 0 a6 a5 a4 a3 a2 a1 a0 2 1 a a 16	1	1	-	_
Operation:	$(SP) \leftarrow (SP) + 1$	Grouping:	Subroutine	e call opera	ation
operation.	$(SF) \leftarrow (SF) + 1$ $(SK(SP)) \leftarrow (PC)$	Description			in page 2 : Calls the
	$(PCH) \leftarrow 2$				s a in page 2.
	$(PCL) \leftarrow a6-a0$	Note:			ig from page 2 to an-
					be called with the BM
					arts on page 2.
					the stack because the
			maximum I	evel of sub	routine nesting is 8.
BML p, a (	Branch and Mark Long to address a in page p)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 C +p p 16	words	cycles		
		2	2	-	-
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Grouping:	Subroutine		ation
Operation:	$(SP) \leftarrow (SP) + 1$				Calls the subroutine at
operation	$(SF) \leftarrow (PC)$		address a		
	$(PCH) \leftarrow p$	Note:			518M2, p is 0 to 31 for
	$(PCL) \leftarrow a6-a0$		•		47 for M34518M6 and
			p is 0 to 63	3 for M345	
			Be careful	not to ove	the stack because the
			maximum l	evel of sub	routine nesting is 8.
BMLA p (E	aranch and Mark Long to address (D) + (A) in page	) )			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 0 0 0 0 0 3 0	words	cycles		-
		2	2	-	-
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p 16	Grouping:	Subroutine	e call opera	ation
Operation:	$(SP) \leftarrow (SP) + 1$	Description			Calls the subroutine at
	$(SK(SP)) \leftarrow (PC)$	-	address (D	R2 DR1 D	Ro A3 A2 A1 A0)2 speci-
	$(PCH) \leftarrow p$				nd A in page p.
	$(PCL) \leftarrow (DR_2 - DR_0, A_3 - A_0)$	Note:			518M2, p is 0 to 31 for
					47 for M34518M6 and
			p is 0 to 63		the stack because the
					routine nesting is 8.
CLD (CLea	ar port D)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	<b>6 6 6 6 7 7 1 6 1 1 1 1 1 1 1 1 1 1</b>	1	1	-	_
Operation:	(D) ← 1	Grouping:	Input/Outp	ut operatio	n
-		<b>Description:</b> Sets (1) to port D.			
				•	



CMA (Colv	Iplement of Accumulator)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 0 0 <sub>2</sub> 0 1 C <sub>16</sub>	1	1	-	_
Operation:	$(A) \leftarrow \overline{(A)}$	Grouping:	Arithmetic	operation	
					mplement for register
			A's conten	ts in regist	er A.
CMCK (Cla	ock select: ceraMic oscillation ClocK)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	1 0 1 0 0 1 1 0 1 0 2 2 0 A 16	1	1	-	-
Operation:	Ceramic oscillation circuit selected	Grouping:	Clock cont	rol operation	on
•		Description			oscillation circuit for
		main clock f(XIN).			
CRCK (Clo	ock select: Rc oscillation ClocK)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 1 0 1 1 2 2 9 B <sub>16</sub>	words	cycles 1	_	_
Operation:	RC oscillation circuit selected	Grouping:	Clock cont		
		Description	clock f(XIN		llation circuit for main
				).	
	ack aslasti arVatal assillation Clask				
Instruction	Dek select: crYstal oscillation ClocK)	Number of	Number of	Flag CY	Skip condition
code		words	cycles	i lag O i	Chip condition
	1 0 1 0 0 1 1 0 1 2 2 5 D 16	1	1	-	-
Operation:	Quartz-crystal oscillation circuit selected	Grouping:	Clock cont	rol operation	on
•	,	Description			ystal oscillation circuit
			for main cl	ock f(XIN).	



DEY (DEcr	ement register Y)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 1 1 2 0 1 7 16	1	1	-	(Y) = 15
Operation:	(Y) ← (Y) − 1	Grouping:         RAM addresses           Description:         Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.			
DI (Disable	Interrupt)				
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY –	Skip condition
Operation:	(INTE) ← 0	Grouping: Description Note:	disables th Interrupt is	to interrup ne interrup disabled	t enable flag INTE, and
DWDT (Dis	able WatchDog Timer)				
Instruction code	D9 D0 1 0 1 0 0 1 1 0 0 2 2 9 C 16	Number of words 1	Number of cycles 1	Flag CY –	Skip condition
Operation:	Stop of watchdog timer function enabled	Grouping: Description		watchdog struction	timer function by the after executing the
EI (Enable	Interrupt)				
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(INTE) ← 1	Grouping:       Interrupt control operation         Description:       Sets (1) to interrupt enable flag INTE, and enables the interrupt.         Note:       Interrupt is enabled by executing the EI is struction after executing 1 machine cycle.			



EPOF (Ena	ble POF instruction)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 1 0 1 1 <sub>2</sub> 0 5 B <sub>16</sub>	words	cycles		
		1	1	-	_
Operation:	POF instruction valid	Grouping:	Other oper		·
		Description			e after POF instruction
			valid by ex	ecuting the	e EPOF instruction.
	t Accumulator from port P0)				
Instruction		Number of	Number of	Flag CY	Skip condition
code		words	cycles		
		1	1	-	-
Operation:	(A) ← (P0)	Grouping:	Input/Outp	ut operatio	
Operation.	$(A) \leftarrow (F0)$				f port P0 to register A.
IAP1 (Input	t Accumulator from port P1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	$1 0 0 1 1 0 0 0 0 0 1_2 2 6 1_{16}$	words	cycles		
		1	1	-	-
Operation:	(A) ← (P1)	Grouping:	Input/Outp		
		<b>Description:</b> Transfers the input of port P1 to register A.			
IAP2 (Input Instruction	t Accumulator from port P2) D9 D0	Number of	Number of	Flag CY	Skip condition
code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles	Flag CT	Skip condition
		1	1	-	-
Operation:	$(A_2 - A_0) \leftarrow (P_{22} - P_{20})$	Grouping: Input/Output operation			
	$(A3) \leftarrow 0$				f port P2 to register A.



IAP3 (Input	Accumulator from port P3)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
code	1     0     0     1     1     0     0     0     1     1     2     2     6     3	1	1	-	_
Operation:	$(A) \leftarrow (P3)$	Grouping:	Input/Outp	ut operatio	n
					f port P3 to register A.
IAP6 (Input	Accumulator from port P6)				
Instruction code	D9 D0 1 0 0 1 1 0 0 1 1 0 2 2 6 6 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(A) ← (P6)	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers t	the input o	f port P6 to register A.
INY (INcrem	ment register Y)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 0 1 1 2 0 1 3 16	1	1	_	(Y) = 0
Operation:	$(Y) \leftarrow (Y) + 1$	Grouping:	RAM addr	esses	
					ts of register Y. As a re-
					when the contents of e next instruction is
					contents of register Y is
			not 0, the	next instru	ction is executed.
IAn (Load	n in Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 1 1 n n n n <sub>2</sub> 0 7 n <sub>16</sub>	words	cycles		
		1	1	-	Continuous description
Operation:	$(A) \leftarrow n$	Grouping:	Arithmetic	operation	·
	n = 0 to 15	Description		value n in	the immediate field to
			register A. When the	LA instruc	tions are continuously
			coded and	d executed	d, only the first LA in-
					uted and other LA
			skipped.	ms code	d continuously are
		1			



LXY x, y (L	oad register X and Y with x and y)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 16	words	cycles		
		1	1	-	Continuous description
Operation:	$(X) \leftarrow x x = 0 \text{ to } 15$	Grouping:	RAM addre	esses	description
-	$(Y) \leftarrow y \ y = 0 \text{ to } 15$	Description			the immediate field to
					alue y in the immediate
			-		When the LXY instruc-
					y coded and executed,
					struction is executed
			•		uctions coded continu-
			ously are s		
LZ z (Load	register Z with z)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 1 0 z1 z0 2 0 4 8 +z 16	words	cycles		
		1	1	-	-
Operation:	$(Z) \leftarrow z \ z = 0 \text{ to } 3$	Grouping:	RAM addre	esses	
				value z in	the immediate field to
			register Z.		
NOP (No C	Peration)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
		1	1	-	-
Operation:	(PC) ← (PC) + 1	Grouping:	Other oper	ration	
		Description	n: No operat	ion; Adds	1 to program counter
		value, and others remain unchanged.			
OP0A (Out	put port P0 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 0 0 0 0 0 0 <sub>2</sub> 2 2 0 <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(P0) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	on
		Description			ts of register A to port
			Р0.		- •



OP1A (Out	put port P1 from Accumulator)				
Instruction code	D9 D0 1 0 0 1 0 0 0 1 2 2 1 16	Number of words	Number of cycles	Flag CY	Skip condition
	<u> </u>	1	1	-	_
Operation:	$(P1) \leftarrow (A)$	Grouping:	Input/Outp		
		Description	: Outputs th P1.	ie content	s of register A to port
0024 (0					
Instruction	put port P2 from Accumulator) D9 D0	Number of	Number of	Flag CY	Skip condition
code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles		
		1		-	_
Operation:	$(P2) \leftarrow (A)$	Grouping:	Input/Outp		
		Description	P2.	le content	s of register A to port
OP3A (Out	put port P3 from Accumulator)				
Instruction code	D9 D0 1 0 0 1 0 0 1 1 2 2 3 10	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(P3) ← (A)	Grouping:	Input/Outp		
		Description	: Outputs th P3.	ne content	s of register A to port
OP6A (Out	put port P6 from Accumulator)				
Instruction code	D9 D0 1 0 0 1 0 0 1 1 0 2 2 6 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(P6) ← (A)	Grouping:	Input/Outp		
		Description	: Outputs th P6.	ie content	s of register A to port



<b>OR</b> (logical	OR between accumulator and memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 0 1 2 0 1 9 16	words 1	cycles 1	_	
Operation:	$(A) \leftarrow (A) \text{ OR } (M(DP))$	Grouping:	Arithmetic	operation	
		Description			ion between the con-
					and the contents of e result in register A.
	0.5%				
POF (Powe	•				
Instruction code	D9 D0 0 0 0 0 0 0 0 0 1 0 2 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	Transition to RAM back-up mode	Grouping:	Other oper	ration	
		Description	: Puts the s	ystem in F	RAM back-up state by
					struction after execut-
		Note:	ing the EP		tion. n is not executed before
		Note.	executing	this instruc	tion, this instruction is
RAR (Rota	te Accumulator Right)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 0 1 2 0 1 D 16	words	cycles	0/4	
		1	1	0/1	_
Operation:	$\rightarrow$ CY $\rightarrow$ A3A2A1A0	Grouping: Arithmetic operation			
		Description			ontents of register A in- of carry flag CY to the
RB j (Rese	t Bit)	1			
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
	<b>0 0 0 1 0 0 1 1 1 1 1 1</b>	1	1	-	_
Operation:	$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operati	on	
	j = 0 to 3	Description	( )		nts of bit j (bit specified e immediate field) of



RC (Reset	Carry flag)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles			
	0 0 0 0 0 0 0 1 1 0 2 0 0 0 16	1	1	0	-	
Operation:	$(CY) \leftarrow 0$	Grouping:	Arithmetic	operation		
•			: Clears (0)	-	ig CY.	
PD (Peeet	port D specified by register Y)					
Instruction	D9 Do	Number of	Number of	Flog CV	Skip condition	
code		words	cycles	Flag CY	Skip condition	
couc	0 0 0 0 0 1 0 1 0 0 2 0 1 4 16	1	1	-	_	
Operation:	(D(Y)) ← 0 However,	Grouping:	Input/Outp			
	(Y) = 0 to 7	Description: Clears (0) to a bit of port D spe ister Y.			bon D specified by reg-	
RT (ReTurr	n from subroutine)					
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 1 0 0 1 0 0 1 0 0 2 0 4 4 16	1	2	_		
			2			
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope			
	$(SP) \leftarrow (SP) - 1$	Description			outine to the routine	
			called the	subroutine		
RTI (ReTur	n from Interrupt)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 1 0 0 1 1 0 2 0 4 6	words	cycles			
		1	1	-	-	
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration		
•	$(SP) \leftarrow (SP) - 1$	Description			upt service routine to	
		main routine.				
					f data pointer (X, Y, Z),	
					s, NOP mode status by	
					ption of the LA/LXY in- and register B to the	
			states just	-	-	
		1	-			



RTS (ReTu	rn from subroutine and Skip)				
Instruction code	D9 D0 0 0 0 1 0 0 1 0 1 0 1 0 4 5 40	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 1 0 1 0 1 1 0 1 1 0 4 5 16	1	2	_	Skip at uncondition
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration	
•	$(SP) \leftarrow (SP) - 1$	Description	: Returns f	rom subro	outine to the routine
					, and skips the next in-
			struction at	t unconditi	on.
SB j (Set B		Number	Number of	Flag CV	Olvin eenditien
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
coue	0 0 0 1 0 1 1 j j <sub>2</sub> 0 5 <sup>C</sup> <sub>+j</sub> <sub>16</sub>	1	1	_	
Operation:	$(Mj(DP)) \leftarrow 1$	Grouping:	Bit operation	on	
	j = 0 to 3	Description			of bit j (bit specified by
		the value j in the immediate field)			ediate field) of M(DP).
SC (Set Ca	irry flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	$0 0 0 0 0 0 0 1 1 1_{2} 0 0 7_{16}$	words	cycles		
		1	1	1	-
Operation:	(CY) ← 1	Grouping:	Arithmetic	operation	
•			: Sets (1) to		CY.
SP (Set po	rt D specified by register Y)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	i lag e i	Chip contaition
		1	1	-	-
		0			
Operation:	$(D(Y)) \leftarrow 1$ (Y) = 0 to 7	Grouping:	Input/Outp		n rt D specified by regis-
	$(\mathbf{f}) = 0 \ 10 \ 7$	Description	ter Y.	a bit of po	Tt D specified by regis-



		(	,			
· · · · ·	p Equal, Accumulator with immediate data n)					
Instruction code	D9 D0 0 0 0 0 1 0 0 1 0 1 0 2 5 16	Number of words	Number of cycles	Flag CY	Skip condition	
		2	2	-	(A) = n	
	0 0 0 1 1 1 n n n n <sub>2</sub> 0 7 n <sub>16</sub>	Grouping:	Compariso	n operatio	n	
Operation:	(A) = n ? n = 0 to 15	Description: Skips the next instruction when the con- tents of register A is equal to the value n in the immediate field. Executes the next instruction when the con- tents of register A is not equal to the value n in the immediate field.				
SEAM (Ski	p Equal, Accumulator with Memory)					
Instruction code	D9 D0 0 0 0 0 1 0 0 1 1 0 0 2 6 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	(A) = (M(DP))	
Operation:	(A) = (M(DP)) ?	Grouping: Comparison operation				
			Description: Skips the next instruction when the con- tents of register A is equal to the contents of M(DP). Executes the next instruction when the con- tents of register A is not equal to the contents of M(DP).			
SNZ0 (Skip	if Non Zero condition of external 0 interrupt reques	t flag)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	_	V10 = 0: (EXF0) = 1	
Operation:	V10 = 0: (EXF0) = 1 ?	Grouping:Interrupt operationDescription:When V10 = 0 : Skips the next instru- when external 0 interrupt request flag is "1." After skipping, clears (0) to the flag. When the EXF0 flag is "0," exe the next instruction. When V10 = 1 : This instruction is equent to the NOP instruction.				
	After skipping, (EXF0) $\leftarrow$ 0 V10 = 1: SNZ0 = NOP (V10 : bit 0 of the interrupt control register V1)				rupt request flag EXF0 clears (0) to the EXF0 0 flag is "0," executes s instruction is equiva-	
SNZ1 (Skip	if Non Zero condition of external 1 interrupt reques	st flag)				
Instruction code	D9 D0 0 0 0 0 1 1 1 0 0 1 0 3 9 10	Number of words	Number of cycles	Flag CY	Skip condition	
	<u> </u>	1	1	-	V11 = 0: (EXF1) = 1	
Operation:	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) $\leftarrow$ 0 V11 = 1: SNZ1 = NOP (V11 : bit 1 of the interrupt control register V1)	Grouping:Interrupt operationDescription:When V11 = 0 : Skips the next instruction when external 1 interrupt request flag EXF1 is "1." After skipping, clears (0) to the EXF1 flag. When the EXF1 flag is "0," executes the next instruction. When V11 = 1 : This instruction is equiva- lent to the NOP instruction.				



SNZAD (Sk	rip if Non Zero condition of A/D conversion completi	on flag)				
Instruction code	D9 D0 1 0 1 0 0 0 0 1 1 1 2 8 7 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	_	V22 = 0: (ADF) = 1	
Operation:	V22 = 0: (ADF) = 1 ?	Grouping:	A/D conver	rsion opera	ation	
	After skipping, (ADF) $\leftarrow 0$	<b>Description:</b> When V22 = 0 : Skips the next instruction				
	V22 = 1: SNZAD = NOP		when A/D	conversio	n completion flag ADF	
	(V22 : bit 2 of the interrupt control register V2)	is "1." After skipping, clears (0) to the ADF				
		flag. When the ADF flag is "0," executes the				
		next instruction. When V22 = 1 : This instruction is equiva-				
		lent to the NOP instruction.				
SNZIO (Ski	o if Non Zero condition of external 0 Interrupt input p	oin)				
Instruction code	D9 D0 0 0 0 0 1 1 1 0 1 0 2 0 3 A 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	I12 = 0 : (INT0) = "L" I12 = 1 : (INT0) = "H"	
Operation:	l12 = 0 : (INT0) = "L" ?	Grouping: Interrupt operation				
	I12 = 1 : (INT0) = "H" ?	Description			s the next instruction	
	(I12 : bit 2 of the interrupt control register I1)				Γ0 pin is "L." Executes	
		the next instruction when the level of				
			pin is "H." When 112	_ 1 · Skin	s the next instruction	
				•	TO pin is "H." Executes	
		the next instruction when the level of INTO				
		pin is "L."				
SNZI1 (Ski	o if Non Zero condition of external 1 Interrupt input p	oin)				
Instruction		Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 1 1 0 1 1 <sub>2</sub> 0 3 B <sub>16</sub>	words 1	cycles 1	_	I22 = 0 : (INT1) = "L"	
			•		122 = 0 (INT1) = "H"	
Operation:	I22 = 0 : (INT1) = "L" ?	Grouping:	Interrupt op			
	I22 = 1 : (INT1) = "H" ?	Description			s the next instruction	
	(I22 : bit 2 of the interrupt control register I2)	when the level of INT1 pin is			•	
		the next instruction when the level of INT1				
		pin is "H." When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H." Executes the next instruction when the level of INT1				
		pin is "L."				
SNZP (Skip	if Non Zero condition of Power down flag)	1		1		
Instruction code	D9 D0 0 0 0 0 0 0 0 0 1 1 0 0 0 3 (c	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	(P) = 1	
Operation:	(P) = 1 ?	Grouping: Other operation				
		<b>Description:</b> Skips the next instruction when the P flag is "1".				
		After skipping, the P flag remains u			P flag remains un-	
			changed.			
		Executes the next instruction v flag is "0."			nstruction when the P	
			-			



SNZSI (Ski	p if Non Zero condition of Serial I/o interrupt reques	t flag)				
Instruction code	D9 D0 1 0 1 0 0 1 0 0 0 2 2 8 8 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	V23 = 0: (SIOF) = 1	
Operation: SNZT1 (Sk Instruction code	$V23 = 0: (SIOF) = 1?$ After skipping, (SIOF) $\leftarrow 0$ $V23 = 1: SNZSI = NOP$ (V23 = bit 3 of interrupt control register V2) ip if Non Zero condition of Timer 1 interrupt request $D9 \qquad D0$ $1 0 1 0 0 0 0 0 0 0 0 0 2 2 8 0 _{16}$		when seria is "1." After flag. When the next ins	= 0 : Skip I I/O intern skipping, the SIOF struction. = 1 : This	os the next instruction rupt request flag SIOF clears (0) to the SIOF F flag is "0," executes a instruction is equiva- fuction.	
Operation:	V12 = 0: (T1F) = 1 ? After skipping, (T1F) $\leftarrow$ 0 V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1)	Grouping: Description	Timer operation Timer operation When V12 = 0 : Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When V12 = 1 : This instruction is equiva- lent to the NOP instruction.			
SNZT2 (Sk	ip if Non Zero condition of Timer 2 int <mark>erru</mark> pt request	flag)				
Instruction code	D9 D0 1 0 1 0 0 0 0 0 0 1 2 2 8 1 16	Number of words	Number of cycles	Flag CY	Skip condition	
Operation:	V13 = 0: (T2F) = 1 ? After skipping, (T2F) $\leftarrow$ 0 V13 = 1: SNZT2 = NOP (V13 = bit 3 of interrupt control register V1)	Grouping: Description	ping: Timer operation			
SNZT3 (Sk	ip if Non Zero condition of Timer 3 interrupt request	flag)				
Instruction code	D9 D0 1 0 1 0 0 0 0 0 1 0 2 2 8 2 16	Number of words	Number of cycles 1	Flag CY	Skip condition V20 = 0: (T3F) = 1	
Operation:	V20 = 0: (T3F) = 1 ? After skipping, (T3F) $\leftarrow$ 0 V20 = 1: SNZT3 = NOP (V20 = bit 0 of interrupt control register V2)	Grouping:       Timer operation         Description:       When V20 = 0 : Skips the next instruction when timer 3 interrupt request flag T3F is "1." After skipping, clears (0) to the T3F flag. When the T3F flag is "0," executes the next instruction.         When V20 = 1 : This instruction is equivalent to the NOP instruction.				



SNZT4 (Skip if Non Zero condition of Timer 4 inerrupt request flag)						
Instruction code	D9 D0 1 0 1 0 0 0 0 0 1 1 2 8 3 46	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	_	V21 = 0: (T4F) = 1	
Operation:	V21 = 0: (T4F) = 1 ? After skipping, (T4F) $\leftarrow$ 0 V21 = 1: SNZT4 = NOP (V21 = bit 1 of interrupt control register V2)	Grouping:Timer operationDescription:When V21 = 0 : Skips the next instruction when timer 4 interrupt request flag T4F is "1." After skipping, clears (0) to the T4F flag. When the T4F flag is "0," executes the next instruction. When V21 = 1 : This instruction is equiva- lent to the NOP instruction.				
SRST (Syst	tem ReSeT)					
Instruction code	D9 D0 0 0 0 0 0 0 0 0 0 1 <sub>2</sub> 0 0 1 <sub>16</sub>	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	-	
Operation:	System reset occurrence	Grouping: Other operation				
		Description	: System res	set occurs.		
SST (Serial	i/o transmission/reception STart)					
Instruction code	D9 D0 1 0 1 0 0 1 1 1 1 0 2 9 E 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	_	
Operation:	$(SIOF) \leftarrow 0$	<b>Grouping:</b> Serial I/O operation <b>Description:</b> Clears (0) to SIOF flag and st				
	Serial I/O transmission/reception start	Description				
SZB j (Skip	if Zero, Bit)					
Instruction code	D9 D0 0 0 0 1 0 0 j j 2 0 2 j 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	(Mj(DP)) = 0 j = 0 to 3	
Operation:	(Mj(DP)) = 0 ? j = 0 to 3	Grouping:         Bit operation           Description:         Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0."           Executes the next instruction when the contents of bit j of M(DP) is "1."				


Number of words 1 Grouping: Description	•		Skip condition (CY) = 0
Grouping:	Arithmetic Skips the		(CY) = 0
	: Skips the		
	After skip changed. Executes t	rry flag CY ping, the he next ins	CY flag remains un-
Number of words	Number of cycles	Flag CY	Skip condition
2	2	-	(D(Y)) = 0 (Y) = 0 to 7
Grouping: Description	: Skips the D specified	next instru by registe	ction when a bit of port er Y is "0." Executes the
tor and reg	ister B)		
Number of words	Number of cycles	Flag CY	Skip condition
Grouping:	1     -     -       Timer operation       n: Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1. Transfers the contents of register A to the low-order 4 bits of timer and timer 1 reload register R1.		
tor and red	ister B)		
Number of words	Number of cycles	Flag CY	Skip condition
1	1	-	-
Grouping:       Timer operation         Description:       Transfers the contents of register B to high-order 4 bits of timer 2 and timer 2 load register R2. Transfers the content register A to the low-order 4 bits of time and timer 2 reload register R2.			
	words 2 Grouping: Description ator and reg Number of words 1 Grouping: Description ator and reg Number of solution I Grouping: 1	Number of words       Number of cycles         2       2         2       2         Grouping:       Input/Outp         Description:       Skips the D specified next instru         Ator and register B)       Number of words         Number of words       Number of cycles         1       1         Grouping:       Timer oper oper operation:         Number of words       Number of cycles         1       1         Grouping:       Timer oper load register A and timer         Ator and register B)       Number of words         Number of words       Number of cycles         1       1         Grouping:       Timer oper load register A and timer         Ator and register B)       Number of cycles         1       1         Ator and register B)       Number of cycles         Number of words       Number of cycles         1       1         Grouping:       Timer oper load register A and timer         Ator and register A       1         Grouping:       Timer oper load register A	Executes the next instants of the CY flag is tents of the CY flag is tents of the CY flag is         Number of words       Number of cycles       Flag CY         2       2       -         Grouping:       Input/Output operation         Description:       Skips the next instru- D specified by register next instruction when         Ator and register B)       Number of words       Number of cycles         1       1       -         Grouping:       Timer operation       Description:         Description:       Transfers the contern high-order 4 bits of to load register R1. Transfers the low-and timer 1 reload register A to the low-and timer 1 reload register A to the low-and timer 1 reload register R2. Transfers the contern high-order 4 bits of to load register R2. Transfers the contern high-order 4 bits of to cycles         1       1       -



MACHINE	INSTRUCTIONS	(INDEX B)	( ALPHABET)	(continued)
-		<b>\</b>	/	<b>\</b>

T3AB (Trai	nsfer data to timer 3 and register R3 from Accumula	tor and reg	ister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 1 0 <sub>2</sub> 2 3 2 <sub>16</sub>	words 1	cycles 1	_	
		Grouping	Timor opor	ation	
Operation:	$(T37-T34) \leftarrow (B)$	Grouping:	Timer oper		ts of register B to the
	$(R37-R34) \leftarrow (B)$	Description			-
	$(T33-T30) \leftarrow (A)$		0		imer 3 and timer 3 re-
	$(R33-R30) \leftarrow (A)$		-		insfers the contents of
			-		order 4 bits of timer 3
			and timer 3	s reload re	gister R3.
T4AB (Trai	nsfer data to timer 4 and register R4L from Accumula	ator and re	gister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 1 1 2 2 3 3 16	words	cycles		
		1	1	-	-
Operation:	(T47–T44) ← (B)	Grouping:	Timer oper		
	$(R4L7-R4L4) \leftarrow (B)$	Description			ts of register B to the
	(T43–T40) ← (A)		0		imer 4 and timer 4 re-
	$(R4L3-R4L0) \leftarrow (A)$		-		ansfers the contents of
			-		order 4 bits of timer 4
			and timer 4	reload re	gister R4L.
T4HAB (Tr	ansfer data to register R4H from Accumulator and re	egister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
		1	1	-	-
Operation:	(R4H7–R4H4) ← (B)	Grouping:	Timer oper		
	(R4H3–R4H0) ← (A)	Description	: Transfers t	the conter	nts of register B to the
			high-order	4 bits of t	imer 4 and timer 4 re-
			load registe	er R4H. Tr	ansfers the contents of
			register A t	to the low-	order 4 bits of timer 4
			and timer 4	reload re	gister R4H.
T4R4L (Tra	ansfer data to timer 4 from register R4L)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
oouo	1     0     1     0     1     0     1     1     1     2     9     7     16	1	1	_	_
			-		
Operation:	$(T47-T44) \leftarrow (R4L7-R4L4)$	Grouping:	Timer oper	ation	
-	$(T43-T40) \leftarrow (R4L3-R4L0)$	Description	: Transfers	the conte	nts of reload register
			R4L to time	er 4.	



TAB (Trans	sfer data to Accumulator from register B)				
Instruction code	D9 D0 0 0 0 0 0 1 1 1 0 0 0 1 E 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(A) \leftarrow (B)$	Grouping:	Register to	register tr	ansfer
		Description	: Transfers i ister A.	the conten	ts of register B to reg-
TAB1 (Trar	nsfer data to Accumulator and register B from timer	1)			
Instruction code	D9 D0 1 0 0 1 1 1 0 0 0 0 2 7 0 10	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(B) ← (T17–T14) (A) ← (T13–T10)	Grouping: Description	timer 1 to i Transfers	he high-or egister B. the low-ord	der 4 bits (T17–T14) of der 4 bits (T13–T10) of
TAB2 (Trar	nsfer data to Accumulator and register B from timer 2	2)	timer 1 to i	egister A.	
Instruction		Number of	Number of	Flag CY	Skip condition
code	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	words	cycles	-	-
Operation:	(B) ← (T27–T24)	Grouping:	Timer oper	ation	
	(A) ← (T23–T20)	Description	timer 2 to i	register B. the low-ord	der 4 bits (T27–T24) of der 4 bits (T23–T20) of
TAB3 (Trar	nsfer data to Accumulator and register B from timer	3)			
Instruction code	D9 D0 1 0 0 1 1 1 0 0 1 0 2 7 2 40	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(B) ← (T37–T34) (A) ← (T33–T30)	Grouping: Description	timer 3 to 1	he high-or egister B. the low-ord	der 4 bits (T37–T34) of der 4 bits (T33–T30) of



MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued	MACHINE	INSTRUCTIONS	(INDEX BY	ALPHABET)	(continued)
---	---------	--------------	-----------	-----------	-------------

TAB4 (Tran	sfer data to Accumulator and register B from timer	4)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	16	1	1	-	-
Operation:	(B) ← (T47–T44)	Grouping:	Timer oper	ation	
•	$(A) \leftarrow (T43 - T40)$	Description			der 4 bits (T47-T44) of
		-	timer 4 to r	-	
			Transfers	the low-or	der 4 bits (T43-T40) of
			timer 4 to r	egister A.	
TABAD (Tra	ansfer data to Accumulator and register B from regi	ster AD)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 1 0 0 1 <sub>2</sub> 2 7 9 <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	In A/D conversion mode (Q13 = 0),	Grouping:	A/D conver	rsion opera	ation
operation.	$(B) \leftarrow (AD9-AD6)$	Description			mode (Q13 = 0), trans-
	$(A) \leftarrow (AD5AD2)$			-	4 bits (AD9-AD6) of
	In comparator mode (Q13 = 1),		-	-	r B, and the middle-or-
	$(B) \leftarrow (AD7\text{-}AD4)$				D2) of register AD to parator mode (Q13 = 1),
	$(A) \leftarrow (AD_3 - AD_0)$		-		order 4 bits (AD7–AD4)
	(Q13 : bit 3 of A/D control register Q1)				ter B, and the low-order
			-	-	egister AD to register A.
TABE (Trar	nsfer data to Accumulator and registe <mark>r B</mark> from regist	er E)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 1 0 2 0 2 A 16	words	cycles		
		1	1	-	-
Operation:	(B) ← (E7–E4)	Grouping:	Register to	register ti	ansfer
-	$(A) \leftarrow (E3-E0)$		-	-	order 4 bits (E7-E4) of
				-	B, and low-order 4 bits
			of register	E to regist	er A.
<b>ТАВР р</b> (Ті	ansfer data to Accumulator and register B from Pro	gram mem	, , , ,	. ,	
Instruction		Number of words	Number of	Flag CY	Skip condition
code	0 0 1 0 p5 p4 p3 p2 p1 p0 2 0 8 p 16		cycles		
		1	3	-	-
Operation:	$(SP) \leftarrow (SP) + 1$	Grouping:	Arithmetic	operation	
	$(SK(SP)) \leftarrow (PC)$	Description			to register D, bits 7 to 4 s 3 to 0 to register A.
	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$				the ROM pattern in ad-
	$(DR_2) \leftarrow 0$				A3 A2 A1 A0)2 specified
	$(DR_1, DR_0) \leftarrow (ROM(PC))$ 9, 8	Note: p is	by registers 0 to 15 for N	A and D Ir //34518M2	n page p. 2, and p is 0 to 31 for
	$(B) \leftarrow (ROM(PC))_{7-4}$	M34	518M6, p is 0	to 47 for N	134518M6, and p is 0 to
	$\begin{array}{l} (A) \leftarrow (ROM(PC))_{3-0} \\ (PC) \leftarrow (SK(SP)) \end{array}$		r M34518M8E this instructio		ed, be careful not to over
	$(SP) \leftarrow (SP) - 1$				tack register is used.



TABPS (Tra	ansfer data to Accumulator and register B from Pres	Scaler)			
Instruction code	D9 D0 1 0 0 1 1 0 1 0 1 2 7 5 10	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(B) \leftarrow (TPS7\text{-}TPS4)$	Grouping:	Timer oper	ation	
	(A) ← (TPS3–TPS0)	Description	TPS4) of	prescale he low-ord	-order 4 bits (TPS7– r to register B, and er 4 bits (TPS3–TPS0) er A.
TARSI (Tra	nsfer data to Accumulator and register B from regis	ter SI)			
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	<u>1 0 0 1 1 1 1 0 0 0 2 2 7 8 16</u>	1	1	-	_
Operation:	$(B) \leftarrow (SI7\text{-}SI4)$	Grouping:	Serial I/O o	operation	
	$(A) \leftarrow (SI_3 - SI_0)$	Description		-	rder 4 bits (SI7-SI4) of
				-	SI to register B, and der 4 bits (SI3–SI0) of
					to register A.
TAD (Trans	sfer data to Accumulator from register D)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 0 0 1 2 0 5 1 16	words 1	cycles 1	-	_
Operation:	$(A_2 - A_0) \leftarrow (DR_2 - DR_0)$	Grouping:	Register to	register ti	ansfer
	$(A3) \leftarrow 0$	Description			nts of register D to the
					Ao) of register A.
		Note:			on is executed, "0" is
			Stored to tr	10 dit 3 (A:	3) of register A.
	ansfer data to register AD from Accumulator from re	aister R)			
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
COUE	1 0 0 0 1 1 1 0 0 1 <sub>2</sub> 2 3 9 <sub>16</sub>	1	1	-	_
Operation:	$(AD7-AD4) \leftarrow (B)$	Grouping:	A/D conver		
	$(AD_3-AD_0) \leftarrow (A)$	Description			mode $(Q13 = 0)$ , this into the NOP instruction.
			In the com	parator m	ode (Q13 = 1), trans-
					of register B to the
					7–AD4) of comparator ntents of register A to
			the low-ord	ler 4 bits (	AD3-AD0) of compara-
			tor register (Q13 = bit 3		ontrol register Q1)



TAI1 (Trans	fer data to Accumulator from register I1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	_	
	16	1	1	-	_
Operation:	$(A) \leftarrow (I1)$	Grouping:	Interrupt o	peration	
•					ts of interrupt control
			register I1	to register	Α.
			- h-		
TAI2 (Trans	fer data to Accumulator from register I2)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 0 1 0 <sub>1</sub> <sub>0</sub> <sub>1</sub> <sub>1</sub> <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(A) \leftarrow (I2)$	Grouping:	Interrupt of	peration	
•					ts of interrupt control
			register I2	to register	Α.
	sfer data to Accumulator from register J1)	1		,	
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 0 0 0 0 1 0 2 2 4 2 <sub>16</sub>	1	1	_	_
Operation:	$(A) \leftarrow (J1)$	Grouping:	Serial I/O		
		Description	: Transfers register J1		ts of serial I/O control A.
TAK0 (Trar	sfer data to Accumulator from register K0)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 0 1 1 0 <sub>2</sub> 2 5 6 <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	(A) ← (K0)	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers control reg		nts of key-on wakeup register A.



TAK1 (Trar	nsfer data to Accumulator from register K1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1     0     0     1     0     0     1     2     5     9	words 1	cycles 1	_	
Operation:	$(A) \leftarrow (K1)$	Grouping:	Input/Outp		
		Description	control reg		nts of key-on wakeup register A.
· · · · ·	nsfer data to Accumulator from register K2)	1			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 0 1 1 0 1 <sub>2</sub> 2 5 A <sub>16</sub>	1	1	-	-
Operation:	(A) ← (K2)	Grouping:	Input/Outp	+ ut operatio	n
		Description	: Transfers	the conte	nts of key-on wakeup
			control reg	ister K2 to	register A.
TALA (Trar	nsfer data to Accumulator from register LA)				
Instruction		Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 1 0 0 1 <sub>2</sub> 2 4 9 <sub>16</sub>	words 1	cycles 1	-	
Operation:	$(A3, A2) \leftarrow (AD1, AD0)$	Grouping:	A/D convei	I rsion opera	ation
•••••	$(A_1, A_0) \leftarrow 0$				ler 2 bits (AD1, AD0) of
					h-order 2 bits (A3, A2)
		Nata	of register		· · · · · · · · · · · · · · · · · · ·
		Note:			n is executed, "0" is der 2 bits (A1, A0) of
TAM j (Trai	nsfer data to Accumulator from Memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 1 0 0 j j j j <sub>2</sub> 2 C j <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	$(A) \leftarrow (M(DP))$	Grouping:	RAM to reg	gister trans	fer
	$(X) \leftarrow (X) EXOR(j)$	Description		-	contents of M(DP) to
	j = 0 to 15				sive OR operation is
					egister X and the value eld, and stores the re-
			sult in regi		



TAMR (Trai	nsfer data to Accumulator from register MR)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
		1	1	-	-
Operation:	$(A) \leftarrow (MR)$	Grouping:	Clock oper	ation	
		Description			ts of clock control reg-
			ister MR to	register A	
	anafar data ta Assumulatar from registar DLO		<u> </u>		
	ansfer data to Accumulator from register PU0)		Number		01.1
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 0 1 0 1 1 <u>1</u> <u>2</u> <u>2</u> <u>5</u> <u>7</u> <sub>16</sub>	1	1	-	_
Operation:	$(A) \leftarrow (PU0)$	Crouning	In put/Outp		
operation.	$(\Lambda) \leftarrow (1,00)$	Grouping:	Input/Outp		nts of pull-up control
		Description	register PL		
			regiotor r c		
TAPU1 (Tra	ansfer data to Accumulator from register PU1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 1 1 1 0 2 2 5 E 16	words	cycles	Ũ	•
		1	1	-	-
Operation:	(A) ← (PU1)	Grouping:	Input/Outp	ut operatio	n
					nts of pull-up control
			register PL	J1 to regist	ter A.
TAQ1 (Tran	nsfer data to Accumulator from register Q1)	•			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	5	•
		1	1	-	_
Operation:	$(A) \leftarrow (Q1)$	Grouping:	A/D conve	rsion opera	ation
			: Transfers	the content	ts of A/D control regis-
			ter Q1 to r	egister A.	-



IAQ2 (Irar	nsfer data to Accumulator from register Q2)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1     0     0     1     0     0     1     0     1       2     4     5	words 1	cycles 1	_	
Operation:	(A) ← (Q2)	Grouping: Description	A/D conve Transfers t ter Q2 to re	the content	ation ts of A/D control regis-
	nsfer data to Accumulator from register Q3)	1			
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(A) ← (Q3)	Grouping: Description	A/D conve Transfers t ter Q3 to re	the content	ation ts of A/D control regis-
	0				
TASP (Trar	nsfer data to Accumulator from Stack Pointer)				
Instruction code	D9 D0 D0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(A_2-A_0) \leftarrow (SP_2-SP_0)$ $(A_3) \leftarrow 0$	Grouping: Description Note:	to the low- After this	he content order 3 bits instructio	ansfer is of stack pointer (SP) is (A2–A0) of register A. n is executed, "0" is a) of register A.
TAV1 (Tran	sfer data to Accumulator from register V1)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
COUE	0 0 0 1 0 1 0 1 0 2 0 5 4	1	1	-	-
Operation:	(A) ← (V1)	Grouping: Description	Interrupt o Transfers register V1	the conter	nts of interrupt control r A.



TAV2 (Tran	sfer data to Accumulator from register V2)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0	words 1	cycles 1	_	
<b>0</b>	(4) (70)	<b>.</b> .			
Operation:	$(A) \leftarrow (V2)$	Grouping:	Interrupt o		ts of interrupt control
		Description	register V2		
	nsfer data to Accumulator from register W1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	Tiag CT	Skip condition
	1 0 0 1 0 0 1 0 1 <u>1</u> <u>2</u> <u>2</u> <u>4</u> <u>B</u> <u>16</u>	1	1	-	-
Operation:	$(A) \leftarrow (W1)$	Grouping:	Timer oper	ation	
					ts of timer control reg-
		J.	ister W1 to	register A	
TAW2 (Trai	nsfer data to Accumulator from register W2)	•			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 1 1 0 0 <sub>2</sub> 2 4 C <sub>16</sub>	words	cycles		
		1	1	-	-
Operation:	(A) ← (W2)	Grouping:	Timer oper	ation	
-					ts of timer control reg-
			ister W2 to	o register A	
TAW3 (Trai	nsfer data to Accumulator from register W3)	1			
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 1 0 0 1 1 0 <u>1</u> 1 <u>1</u> <u>1</u> <u>1</u> <u>1</u> <u>1</u> <u>1</u> <u>1</u> <u>1</u> <u></u>	1	1	-	-
Operation:	$(A) \leftarrow (W3)$	Grouping:	Timer oper	ation	
		Description	: Transfers t ister W3 to		s of timer control reg-



TAW4 (Tra	nsfer data to Accumulator from register W4)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles			
		1	1	-	-	
Operation:	$(A) \leftarrow (W4)$	Grouping:	Timer oper	ration		
•					ts of timer control reg-	
			ister W4 to	o register A		
	nsfer data to Accumulator from register W5)	Number of				
Instruction code			Number of cycles	Flag CY	Skip condition	
	<u>1 0 0 1 0 0 1 1 1 1 2 2 4 1 16</u>	1	1	-	_	
Operation:	(A) ← (W5)	Grouping:	Timer oper	ration		
•		Description			ts of timer control reg-	
		ister W5 to register A.				
TAW6 (Trai	nsfer data to Accumulator from register W6)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1       0       0       1       0       0       0       0       2       2       5       0       16	words 1	cycles 1	_		
			I			
Operation:	(A) ← (W6)	Grouping:	Timer oper			
		Description		the content register A	ts of timer control reg-	
TAX (Trans	fer data to Accumulator from register X)					
Instruction code	D9 D0 0 0 0 1 0 1 0 0 1 0 0 5 2 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	_	
Operation:	$(A) \leftarrow (X)$	Grouping:	Register to	register tr	ansfer	
		Description	i: Transfers ister A.	the conten	ts of register X to reg-	



TAY (Trans	sfer data to Accumulator from register Y)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 0 1 1 1 1 1 1 <sub>2</sub> 0 1 F <sub>16</sub>	words 1	cycles 1	_	_		
Operation:	$(A) \leftarrow (Y)$	Grouping: Register to register transfer					
operation.		Description	-	-	ts of register Y to regis-		
			ter A.				
	of a state to A commutation from no sister 7)						
IAZ (Trans	sfer data to Accumulator from register Z)	Number of	Number of	Elog CV	Chip condition		
code		Number of words	cycles	Flag CY	Skip condition		
	0 0 0 1 0 1 0 1 1 0 0 1 1 <sub>2</sub> 0 5 3 <sub>16</sub>	1	1	-	_		
Operation:	$(A1, A0) \leftarrow (Z1, Z0)$	Grouping:	Register to	register t	ransfer		
	(A3, A2) ← 0	<b>Description:</b> Transfers the contents of register Z to the					
		low-order 2 bits (A1, A0) of register A.					
		Note: After this instruction is executed, "0" stored to the high-order 2 bits (A3, A2)					
			register A.	and high d			
			-				
TBA (Tran	sfer data to register B from Accumulator)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 0 0 1 1 1 0 2 0 0 E 16	words 1	cycles 1	_	_		
Oneration		Crouning	Decister to		ranafar		
Operation:	$(B) \leftarrow (A)$	Grouping: Register to register transfer Description: Transfers the contents of register A to regis-					
			ter B.				
TDA (Tran	sfer data to register D from Accumulator)	1					
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 1 0 1 0 1 <sub>2</sub> 0 2 9 <sub>16</sub>	1	1	_	_		
Operation:	$(DR2-DR0) \leftarrow (A2-A0)$	Grouping:	Register to	register t	ransfer		
		Description	: Transfers	the conte	nts of the low-order 3 er A to register D.		



TEAB (Tra	insfer data to register E from Accumulator and regis	ter B)					
Instruction code	D9 D0 D0 0 1 1 0 1 0 0 1 A to	Number of words	Number of cycles	Flag CY	Skip condition		
oode	0 0 0 0 0 1 1 0 1 0 <sub>2</sub> 0 1 A <sub>16</sub>	1	1	-	_		
Operation:	(E7–E4) ← (B)	Grouping:	Register to	i pregister t	ransfer		
	$(E_3-E_0) \leftarrow (A)$	Description	Description: Transfers the contents of register B t				
					-E4) of register E, and		
			bits (E3–E	-	ter A to the low-order 4		
			5115 (E3 E	o) of regio			
TFR0A (Tr	ansfer data to register FR0 from Accumulator)						
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition		
oode	1 0 0 0 1 0 1 0 0 0 <sub>2</sub> 2 2 8 <sub>16</sub>	1	1	-	-		
Operation:	$(FR0) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio			
•		Description			nts of register A to the		
		J.J.	port output	t structure	control register FR0.		
TFR1A (Tr	ansfer data to register FR1 from Accu <mark>mula</mark> tor)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 0 1 0 1 0 0 1 2 2 9 <sub>16</sub>	words	cycles				
		1	1	-	-		
Operation:	(FR1) ← (A)	Grouping:	Input/Outp				
		<b>Description:</b> Transfers the contents of register A to the port output structure control register FR1.					
			port output	tstructure	control register FR1.		
TFR2A (Tr	ansfer data to register FR2 from Accumulator)	1					
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 0 0 1 0 1 0 1 0 <u>1</u> 0 <u>2</u> 2 <u>2</u> <u>1</u>	1	1				
				-	_		
Operation:	$(FR2) \leftarrow (A)$	Grouping:	Input/Outp				
		Description			nts of register A to the		
			port output	SUUCTURE	control register FR2.		



TI1A (Tran	sfer data to register I1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	_	•
	<u> </u>	1	1	-	-
Operation:	$(I1) \leftarrow (A)$	Grouping:	Interrupt o	peration	
-					ts of register A to inter-
			rupt contro		
TI2A (Tran	sfer data to register I2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	_	
		1	1	-	-
Operation:	(I2) ← (A)	Grouping:	Interrupt o	noration	
operation.	$(12) \leftarrow (n)$				ts of register A to inter-
		Decemption	rupt contro		-
				-	
<b></b>					
	sfer data to register J1 from Accumulator)				0.1
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 0 0 0 1 0 2 2 0 2 <sub>16</sub>	1	1	-	
Operation:	$(J1) \leftarrow (A)$	Grouping:	Serial I/O		
oporation					ts of register A to serial
			I/O control		
	nsfer data to register K0 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1     0     0     0     1     1     0     1 <td>words</td> <td>cycles</td> <td>r lag C i</td> <td>Skip condition</td>	words	cycles	r lag C i	Skip condition
	1 0 0 0 0 1 1 0 1 1 2 2 1 B 16	1	1	-	_
Oneration		Crowning	lanut/Outa		
Operation:	$(K0) \leftarrow (A)$	Grouping: Description	Input/Outp : Transfers		on its of register A to key-
		Decemption	on wakeup		
			- 1		-



TK1A (Tra	nsfer data to register K1 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0 0 1 0 1 0 <sub>2</sub> 2 1 4 <sub>16</sub>	words	cycles 1	_	_	
Operation:	$(K1) \leftarrow (A)$	Grouping:	Input/Outp	out operation	n	
		Description			ts of register A to key-	
			on wakeup	o control re	gister K1.	
TK2A (Tra	nsfer data to register K2 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	5	·	
		1	1	-	_	
Operation:	$(K2) \leftarrow (A)$	Grouping:	Input/Outp			
		<b>Description:</b> Transfers the contents of register A to key on wakeup control register K2.				
			on wakeup		gister KZ.	
TMA i (Tra	insfer data to Memory from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles		•	
		1	1	-	-	
Operation:	(M(DP)) ← (A)	Grouping: RAM to register transfer				
	$(X) \leftarrow (X) EXOR(j)$				e contents of register A	
	j = 0 to 15				ve OR operation is per-	
				-	ister X and the value	
					d, and stores the result	
			in register	Х.		
TMRA (Tra	nsfer data to register MR from Accumulator)					
Instruction		Number of	Number of	Flag CY	Skip condition	
code		words	cycles		enp condition	
		1	1	-	-	
Operation:	$(MR) \leftarrow (A)$	Grouping:	Other oper	ration		
					ts of register A to clock	
			control reg		5	
			Ū			



TPAA (Tra	nsfer data to register PA from Accumulator)					
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 1 0 1 0 1 0 1 0 1 0 <u>1</u> 0 <u>0</u> <u>1</u> 0 <u>0</u> 0 0 0 0	1	1	-	_	
Operation:	(PA0) ← (A0)	Grouping: Description		the conten	ts of lowermost bit (Ao) ntrol register PA.	
	ansfer data to Pre-Scaler from Accumulator and reg	l vistor B)				
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition	
Operation:	$(RPS7-RPS4) \leftarrow (B)$ $(TPS7-TPS4) \leftarrow (B)$ $(RPS3-RPS0) \leftarrow (A)$ $(TPS3-TPS0) \leftarrow (A)$		Grouping: Timer operation Description: Transfers the contents of register B high-order 4 bits of prescaler and pre reload register RPS, and transfers th tents of register A to the low-order 4 prescaler and prescaler reload re RPS.			
TPU0A (Tr	ansfer data to register PU0 from Accumulator)					
Instruction code	D9 D0 1 0 0 1 0 1 1 0 1 2 2 2 D 16	Number of words	Number of cycles 1	Flag CY	Skip condition	
Onenetiens		0		 		
Operation:	(PU0) ← (A)	Grouping: Description	Input/Outp Transfers up control	the conten	ts of register A to pull-	
TPU1A (Tr	ansfer data to register PU1 from Accumulator)	1				
Instruction code	D9 D0 1 0 0 0 1 0 1 1 0 2 2 2 E 16	Number of words	Number of cycles	Flag CY	Skip condition	
	10	1	1	-	-	
Operation:	(PU1) ← (A)	Grouping: Description	Input/Outp Transfers up control	the conten	ts of register A to pull-	



TQ1A (Tra	nsfer data to register Q1 from Accumulator)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1     0     0     0     0     1     0     0     2     2     0     4	words 1	cycles 1	_	-		
Operation:	$(Q1) \leftarrow (A)$	Grouping:	A/D conve		ation		
operation.	$(\alpha 1) \leftarrow (n)$				its of register A to A/D		
			control reg		J		
	nsfer data to register Q2 from Accumulator)	1					
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	-		
Operation:	$(Q2) \leftarrow (A)$	Grouping:	A/D conve				
		Description: Transfers the contents of register A to A/D					
			control reg	lister Q2.			
TQ3A (Tra	nsfer data to register Q3 from Accumulator)						
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 0 0 0 0 0 1 1 0 2 2 0 6 <sub>16</sub>	1	1	_	_		
Operation:	$(Q3) \leftarrow (A)$	Grouping:	A/D conve	rsion opera	ation		
		Grouping:         A/D conversion operation           Description:         Transfers the contents of register A to A/D					
			control reg	ister Q3.			
TR1AB (Tr	ansfer data to register R1 from Accumulator and reg	gister B)					
Instruction code	D9 D0 1 0 0 1 1 1 1 1 2 3 F 10	Number of words	Number of cycles	Flag CY	Skip condition		
	· · · · · · · · · · · · · · · · · · ·	1	1	-	-		
Operation:	(R17–R14) ← (B)	Grouping:	Timer oper	ration			
	(R13–R10) ← (A)		: Transfers high-order ter R1, and	the conter 4 bits (R1 d the conte	nts of register B to the 7–R14) of reload regis- ents of register A to the 8–R10) of reload regis-		



TR3AB (Tra	ansfer data to register R3 from Accumulator and reg	gister B)			
Instruction code	D9 D0 1 0 0 0 1 1 0 1 1 2 3 B 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(R37–R34) ← (B) (R33–R30) ← (A)	Grouping: Description	high-order ter R3, and	the conter 4 bits (R3 1 the conte	nts of register B to the 7–R34) of reload regis- ents of register A to the 3–R30) of reload regis-
TRGA (Tra	nsfer data to register RG from Accumulator)				
Instruction code	nstruction D9 D0		Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(RG0) ← (A0)	Grouping: Description	Clock cont Transfers t ter RG.		on is of register A to regis-
	Insfer data to register SI from Accumulator and regis	1	Number		
Instruction code	D9 D0 1 0 0 0 1 1 1 0 0 0 2 2 3 8 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$(SI7-SI4) \leftarrow (B)$ $(SI3-SI0) \leftarrow (A)$	Grouping: Description	high-order ister SI, a	the conten 4 bits (SI7 and trans o the low-c	ts of register B to the -SI4) of serial I/O reg- fers the contents of order 4 bits (SI3-SI0) of
TV1A (Trar	nsfer data to register V1 from Accumulator)				
Instruction code	D9 D0 0 0 0 0 1 1 1 1 1 1 0 0 3 F 16	Number of words	Number of cycles	Flag CY	Skip condition
	<u> </u>	1	1	_	-
Operation:	(V1) ← (A)	Grouping: Description	Interrupt of Transfers to rupt contro	the conten	ts of register A to inter- /1.



TV2A (Trar	nsfer data to register V2 from Accumulator)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 1 1 1 1 0 <sub>2</sub> 0 3 E <sub>16</sub>	1	1	-	_
Operation:	$(V2) \leftarrow (A)$	Grouping:	Interrupt of	peration	
-		Description	: Transfers t rupt contro		ts of register A to inter- /2.
TW1A (Tra	nsfer data to register W1 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 0 1 1 1 0 2 0 E 16	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 0 0 0 1 1 1 0 2 2 0 L 16	1	1	-	_
Operation:	$(W1) \leftarrow (A)$	Grouping:	Timer oper	ation	
		<b>Description</b>			ts of register A to timer
			control reg	ister W1.	
	nsfer data to register W2 from Accumulator)		Number		
Instruction code	D9 D0 1 0 0 0 0 1 1 1 1 2 0 F	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(W2) ← (A)	Grouping:	Timer oper	ation	
		Description			ts of register A to timer
			control reg	ister vv2.	
TW3A (Tra	nsfer data to register W3 from Accumulator)	1			
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
COUE	1 0 0 0 0 1 0 0 0 0 <sub>2</sub> 2 1 0 <sub>16</sub>	1	1	-	_
Operation:	$(W3) \leftarrow (A)$	Grouping:	Timer ope	ration	
-					ts of register A to timer
			control reg	jister W3.	



TW4A (Tra	nsfer data to register W4 from Accumulator)						
Instruction code	D9 D0 1 0 0 0 1 0 0 0 1 2 2 1 1 16	Number of words	Number of cycles	Flag CY	Skip condition		
	1 0 0 0 0 1 0 0 0 1 <sub>2</sub> 2 1 1 <sub>16</sub>	1	1	-	-		
Operation:	$(W4) \leftarrow (A)$	Grouping:	Timer ope	ration			
			<ol> <li>Transfers control reg</li> </ol>		ts of register A to timer		
	ofer data to register M/E from A course datas)						
Instruction	nsfer data to register W5 from Accumulator)	Number of	Number of	Flag CY	Skip condition		
code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles	lug o l			
Operation:	$(W5) \leftarrow (A)$	Grouping:	Timer oper				
		<b>Description:</b> Transfers the contents of register A to timer control register W5.					
			control reg	ister vv5.			
TW6A (Tra	nsfer data to register W6 from Accumulator)						
Instruction code	D9 D0 1 0 0 0 1 0 0 1 1 2 2 1 3 16	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	_		
Operation:	$(W6) \leftarrow (A)$	Grouping:	Timer oper				
		Description	: Transfers t		s of register A to timer		
TYA (Trans	fer data to register Y from Accumulator)						
Instruction code	D9 D0 0 0 0 0 0 1 1 0 0 0 0 0 1 1	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	-		
Operation:	$(Y) \gets (A)$	Grouping:	Register to	register tr	ansfer		
		Description: Transfers the contents of register A to register Y.					



WRST (Wa	tchdog timer ReSeT)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 1 0 1 0 0 0 0 0 0 2 2 A 0 16	words	cycles	_	(WDF1) = 1		
					(1121-1) = 1		
Operation:	(WDF1) = 1 ?	Grouping:	Other oper	ration			
	After skipping, (WDF1) $\leftarrow$ 0	<b>Description:</b> Skips the next instruction when watchdog					
		timer flag WDF1 is "1." After skipping, clears					
				-	. When the WDF1 flag		
					next instruction. Also,		
				-	imer function when ex-		
			after the D		nstruction immediately		
				WD1 III30			
	hange Accumulator and Memory data)	I					
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 1 1 0 1 j j j <sub>2</sub> 2 D j <sub>16</sub>	-	1				
		1		-	-		
Operation:	$(A) \leftarrow \rightarrow (M(DP))$	Grouping:	RAM to reg	gister trans	sfer		
-	$(X) \leftarrow (X) EXOR(j)$		: After exch	nanging th	e contents of M(DP)		
	j = 0 to 15		with the co	ontents of r	egister A, an exclusive		
		OR operation is performed between regis					
		ter X and the value j in the immediate and stores the result in register X.					
			and stores	the result	in register X.		
	(change Accumulator and Memory data and Decrei	-		1. /			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 1 1 1 <u>1 j j j </u> <sub>2</sub> 2 F j <sub>16</sub>	1	1		(X) - 15		
		I	I	_	(Y) = 15		
Operation:	$(A) \leftarrow \rightarrow (M(DP))$	Grouping:	RAM to reg				
•	$(X) \leftarrow (X) \in XOR(j)$	Description			e contents of M(DP) egister A, an exclusive		
	j = 0 to 15		OR operat	ion is perf	ormed between regis-		
	$(Y) \leftarrow (Y) - 1$				in the immediate field, in register X.		
					contents of register Y.		
					action, when the con- 15, the next instruction		
					contents of register Y		
					struction is executed.		
	change Accumulator and Memory data and Increme			1			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition		
code	1 0 1 1 1 0 j j j j <sub>2</sub> 2 E j <sub>16</sub>	1	1		(Y) = 0		
					(1) = 0		
Operation:	$(A) \leftarrow \rightarrow (M(DP))$	Grouping:	RAM to reg				
	$(X) \leftarrow (X) EXOR(j)$	Description			e contents of M(DP) egister A, an exclusive		
	j = 0 to 15	OR operation is performed between regis-					
	$(Y) \leftarrow (Y) + 1$	ter X and the value j in the immediate field, and stores the result in register X.					
		Adds 1 to the contents of register Y. As a re- sult of addition, when the contents of					
					e next instruction is ontents of register Y is		
					ction is executed.		



Parameter		Instruction code			er of Is	er of es												
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otati	cimal on	Number of words	Number o cycles	Function	
	ТАВ	0	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \leftarrow (B)$	
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	$(B) \leftarrow (A)$	
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \gets (Y)$	
	ТҮА	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \gets (A)$	
Register to register transfer	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	A	1	1	$\begin{array}{l} (E7-E4) \leftarrow (B) \\ (E3-E0) \leftarrow (A) \end{array}$	
register	TABE	0	0	0	0	1	0	1	0	1	0	0	2	A	1	1		
er to i	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR2-DR0) \leftarrow (A2-A0)$	
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$\begin{array}{l} (A2-A0) \leftarrow (DR2-DR0) \\ (A3) \leftarrow 0 \end{array}$	
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$\begin{array}{l} (A1, A0) \leftarrow (Z1, Z0) \\ (A3, A2) \leftarrow 0 \end{array}$	
	ТАХ	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$	
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$(A2-A0) \leftarrow (SP2-SP0)$ $(A3) \leftarrow 0$	
	LXY x, y	1	1	х3	<b>X</b> 2	X1	<b>X</b> 0	уз	y2	y1	y0	3	x	У	1	1	$\begin{array}{l} (X) \leftarrow x \ x = 0 \ \text{to} \ 15 \\ (Y) \leftarrow y \ y = 0 \ \text{to} \ 15 \end{array}$	
resses	LZ z	0	0	0	1	0	0	1	0	Z1	<b>Z</b> 0	0	4	8 +z	1	1	$(Z) \leftarrow z \ z = 0 \text{ to } 3$	
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$	
	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$	
	TAM j	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$	
	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$	
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array}$	
RAM to re	XAMI j	1	0	1	1	1	0	j	j	j	j	2	E	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array}$	
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0  to  15	

#### MACHINE INSTRUCTIONS (INDEX BY TYPES)



Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of register B to register A.
_	-	Transfers the contents of register A to register B.
_	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
_	-	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-	-	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits (E3–E0) of register E to register A.
_	-	Transfers the contents of the low-order 3 bits (A2-A0) of register A to register D.
-	-	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A.
-	-	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A.
_	-	Transfers the contents of register X to register A.
-	-	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
_	-	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in- struction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15 the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
_	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between reg- ister X and the value j in the immediate field, and stores the result in register X.
-	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15 the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per- formed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in- struction is skipped. When the contents of register Y is not 0, the next instruction is executed.
-	-	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between reg- ister X and the value j in the immediate field, and stores the result in register X.

Parameter						In	nstru	ction	cod	le					er of Is	er of es	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do	Hexa no	adeo otati		Number of words	Number o cycles	Function
	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1	1	(A) ← n n = 0 to 15
	TABP p	0	0	1	0	p5	p4	рз	p2	p1	po	0	8 +p		1	3	$\begin{split} (SP) &\leftarrow (SP) + 1 \\ (SK(SP)) &\leftarrow (PC) \\ (PCH) &\leftarrow p \ (Note) \\ (PCL) &\leftarrow (DR2 - DR0, A3 - A0) \\ (DR2) &\leftarrow 0 \\ (DR1, DR0) &\leftarrow (ROM(PC))9, 8 \\ (B) &\leftarrow (ROM(PC))7 - 4 \\ (A) &\leftarrow (ROM(PC))3 - 0 \\ (SK(SP)) &\leftarrow (PC) \\ (SP) &\leftarrow (SP) - 1 \end{split}$
u	AM	0	0	0	0	0	0	1	0	1	0	0	0	A	1	1	$(A) \leftarrow (A) + (M(DP))$
c operati	AMC	0	0	0	0	0	0	1	0	1	1	0	0	в	1	1	(A) ← (A) + (M(DP)) +(CY) (CY) ← Carry
Arithmetic operation	A n	0	0	0	1	1	0	n	n	n	n	0		n	1	1	(A) ← (A) + n n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) AND (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) \; OR \; (M(DP))$
	SC	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	$(CY) \leftarrow 0$
	SZC	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	с	1	1	$(\overline{A}) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	, C +j	1	1	(Mj(DP)) ← 0 j = 0 to 3
Bit op	SZB j	0	0	0	0	1	0	0	0	j	j	0	2		1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0	0	0 0	0 1	1 1	0 1	0 n	1 n	0 n	1 n	0			2	2	(A) = n ? n = 0 to 15

Note: p is 0 to 15 for M34518M2,

p is 0 to 31 for M34518M4,

p is 0 to 47 for M34518M6, p is 0 to 63 for M34518M8/E8.



Skip condition	Carry flag CY	Datailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	-	Transfers bits 9 and 8 to register D, bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
-	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY re- mains unchanged.
_	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
_	-	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the re- sult in register A.
_	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
_	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	_	Skips the next instruction when the contents of carry flag CY is "0."
_	_	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
-	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	-	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.

Parameter						In	stru	ction	l cod	le					er of Is	er of es	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		adeci otatio	mal n	Number ( words	Number o cycles	Function
	Ва	0	1	1	a6	<b>a</b> 5	<b>a</b> 4	aз	a2	aı	a0	1	8 a +a	a	1	1	(PCL) ← a6–a0
ration	BL p, a	0	0	1	1	1	p4	рз	p2	p1	p0	0	Ep +p	b	2		(PCн) ← p (Note) (PCL) ← a6–a0
Branch operation		1	0	p5	<b>a</b> 6	<b>a</b> 5	a4	аз	a2	<b>a</b> 1	a0	2	pa +a	a			
Brar	BLA p	0	0	0	0	0	1	0	0	0	0	0	1 (	)	2	2	(РСн) ← р (Note) (РСL) ← <mark>(DR</mark> 2–DR0, А3–А0)
		1	0	p5	р4	0	0	рз	p2	p1	p0	2	p p	D			
	BM a	0	1	0	<b>a</b> 6	<b>a</b> 5	a4	<b>a</b> 3	<b>a</b> 2	<b>a</b> 1	a0	1	a a	a	1	1	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$
Subroutine operation	BML p, a	0	0	1	1	0	p4	рз	p2	p1	p0	0	Ср +р	5	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$
outine		1	0	p5	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	аз	a2	<b>a</b> 1	a0	2	pa +a	a			$(PCL) \leftarrow a_{6}-a_{0}$
Subr	BMLA p	0	0	0	0	1	1	0	0	0	0	0	3 (	D	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$
		1	0	р5	p4	0	0	рз	p2	p1	po	2	рŗ	D			$(PCH) \leftarrow p$ (Note) (PCL) $\leftarrow$ (DR2–DR0,A3–A0)
	RTI	0	0	0	1	0	0	0	1	1	0	0	4 6	6	1	1	$\begin{array}{l} (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \end{array}$
Return operation	RT	0	0	0	1	0	0	0	1	0	0	0	4 4	1	1	2	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
Retur	RTS	0	0	0	1	0	0	0	1	0	1	0	4 5	5	1		(PC) ← (SK(SP)) (SP) ← (SP) − 1

#### **MACHINE INSTRUCTIONS (continued)**

Note: p is 0 to 15 for M34518M2,

p is 0 to 31 for M34518M4,

p is 0 to 37 for M34518M6, p is 0 to 47 for M34518M6, p is 0 to 63 for M34518M8/E8.



Skip condition	Carry flag CY	Datailed description
-	-	Branch within a page : Branches to address a in the identical page.
-	-	Branch out of a page : Branches to address a in page p.
-	-	Branch out of a page : Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	-	Call the subroutine : Calls the subroutine at address a in page p.
-		Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-		Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous de- scription of the LA/LXY instruction, register A and register B to the states just before interrupt.
-		Returns from subroutine to the routine called the subroutine.
Skip at uncondition	-	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.



Parameter						In	stru	ction	cod	le					er of s	er of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0			ecima ion	Number ( words	Number o cycles	Function
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	$(INTE) \leftarrow 1$
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP
	SNZ1	0	0	0	0	1	1	1	0	0	1	0	3	9	1	1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) ← 0 V11 = 1: <mark>SNZ</mark> 1 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	A	1	1	l12 = 1 : (INT0) = "H" ?
u																	l12 = 0 : (INT0) = "L" ?
operatio	SNZI1	0	0	0	0	1	1	1	0	1	1	0	3	в	1	1	l22 = 1 : (INT1) = "H" ?
Interrupt operation																	I22 = 0 : (INT1) = "L" ?
	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	$(A) \leftarrow (V1)$
	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	$(V1) \leftarrow (A)$
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	$(A) \leftarrow (V2)$
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	$(V2) \leftarrow (A)$
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	$(A) \leftarrow (I1)$
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TAI2	1	0	0	1	0	1	0	1	0	0	2	5	4	1	1	$(A) \leftarrow (I2)$
	TI2A	1	0	0	0	0	1	1	0	0	0	2	1	8	1	1	(I2) ← (A)
	TPAA	1	0	1	0	1	0	1	0	1	0	2	A	А	1	1	$(PA0) \leftarrow (A0)$
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	$(A) \leftarrow (W1)$
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Е	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	$(A) \leftarrow (W2)$
Ľ	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	(W2) ← (A)
eratio	TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	$(A) \leftarrow (W3)$
Timer operation	ТѠЗА	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	$(W3) \leftarrow (A)$
Time	TAW4	1	0	0	1	0	0	1	1	1	0	2	4	Е	1	1	$(A) \leftarrow (W4)$
	TW4A	1	0	0	0	0	1	0	0	0	1	2	1	1	1	1	(W4) ← (A)



Skip condition	Carry flag CY	Datailed description
-	-	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
-	-	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	_	When V10 = 0 : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When V10 = 1 : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
V11 = 0: (EXF1) = 1	-	When $V11 = 0$ : Skips the next instruction when external 1 interrupt request flag EXF1 is "1." After skipping, clears (0) to the EXF1 flag. When the EXF1 flag is "0," executes the next instruction. When $V11 = 1$ : This instruction is equivalent to the NOP instruction. (V11: bit 1 of interrupt control register V1)
(INT0) = "H" However, I12 = 1	-	When $I_{12} = 1$ : Skips the next instruction when the level of INT0 pin is "H." (I12: bit 2 of interrupt control register I1)
(INT0) = "L" However, I12 = 0	-	When I12 = 0 : Skips the next instruction when the level of INT0 pin is "L."
However, $112 = 0$		
(INT1) = "H" However, I22 = 1	-	When $I_{22} = 1$ : Skips the next instruction when the level of INT1 pin is "H." (I22: bit 2 of interrupt control register I2)
(INT1) = "L" However, I22 = 0	-	When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L."
-	-	Transfers the contents of interrupt control register V1 to register A.
-	-	Transfers the contents of register A to interrupt control register V1.
-	-	Transfers the contents of interrupt control register V2 to register A.
-	-	Transfers the contents of register A to interrupt control register V2.
-	-	Transfers the contents of interrupt control register I1 to register A.
-	-	Transfers the contents of register A to interrupt control register I1.
-	-	Transfers the contents of interrupt control register I2 to register A.
-	-	Transfers the contents of register A to interrupt control register I2.
-	-	Transfers the contents of register A to timer control register PA.
-	-	Transfers the contents of timer control register W1 to register A.
-	-	Transfers the contents of register A to timer control register W1.
-	-	Transfers the contents of timer control register W2 to register A.
-	-	Transfers the contents of register A to timer control register W2.
-	-	Transfers the contents of timer control register W3 to register A.
-	-	Transfers the contents of register A to timer control register W3.
-	-	Transfers the contents of timer control register W4 to register A.
-	-	Transfers the contents of register A to timer control register W4.

Parameter						In	stru	ction	cod	le					er of Is	er of es	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		ade otat	cimal ion	Number ( words	Number of cycles	Function
	TAW5	1	0	0	1	0	0	1	1	1	1	2	4	F	1	1	(A) ← (W5)
	TW5A	1	0	0	0	0	1	0	0	1	0	2	1	2	1	1	(W5) ← (A)
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	$(A) \leftarrow (W6)$
	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	$(W6) \leftarrow (A)$
	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	$\begin{array}{l} (B) \leftarrow (TPS7\text{-}TPS4) \\ (A) \leftarrow (TPS3\text{-}TPS0) \end{array}$
	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$\begin{array}{l} (RPS7-RPS4) \leftarrow (B) \\ (TPS7-TPS4) \leftarrow (B) \\ (RPS3-RPS0) \leftarrow (A) \\ (TPS3-TPS0) \leftarrow (A) \end{array}$
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$\begin{array}{l} (R17-R14) \leftarrow (B) \\ (T17-T14) \leftarrow (B) \\ (R13-R10) \leftarrow (A) \\ (T13-T10) \leftarrow (A) \end{array}$
	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	$\begin{array}{l} (B) \leftarrow (T27\text{-}T24) \\ (A) \leftarrow (T23\text{-}T20) \end{array}$
eration	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R27-R24) \leftarrow (B)$ (T27-T24) $\leftarrow (B)$ (R23-R20) $\leftarrow (A)$ (T23-T20) $\leftarrow (A)$
Timer operation	TAB3	1	0	0	1	1	1	0	0	1	0	2	7	2	1	1	(B) ← (T37–T34) (A) ← (T33–T30)
L L	ТЗАВ	1	0	0	0	1	1	0	0	1	0	2	3	2	1	1	$(R37-R34) \leftarrow (B)$ (T37-T34) $\leftarrow (B)$ (R33-R30) $\leftarrow (A)$ (T33-T30) $\leftarrow (A)$
	TAB4	1	0	0	1	1	1	0	0	1	1	2	7	3	1	1	$\begin{array}{l} (B) \leftarrow (T47\text{-}T44) \\ (A) \leftarrow (T43\text{-}T40) \end{array}$
	T4AB	1	0	0	0	1	1	0	0	1	1	2	3	3	1	1	$(R4L7-R4L4) \leftarrow (B)$ (T47-T44) $\leftarrow (B)$ (R4L3-R4L0) $\leftarrow (A)$ (T43-T40) $\leftarrow (A)$
	T4HAB	1	0	0	0	1	1	0	1	1	1	2	3	7	1	1	(R4H7–R4H4) ← (B) (R4H3–R4H0) ← (A)
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17–R14) ← (B) (R13–R10) ← (A)
	TR3AB	1	0	0	0	1	1	1	0	1	1	2	3	В	1	1	(R37–R34) ← (B) (R33–R30) ← (A)
	T4R4L	1	0	1	0	0	1	0	1	1	1	2	9	7	1	1	(T47–T40) ← (R4L7–R4L0)



	<u>ک</u>	
Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of timer control register W5 to register A.
_	-	Transfers the contents of register A to timer control register W5.
_	-	Transfers the contents of timer control register W6 to register A.
-	-	Transfers the contents of register A to timer control register W6.
-	-	Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
-	-	Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of timer 1 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	-	Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of timer 2 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
-	-	Transfers the high-order 4 bits of timer 3 to register B, and transfers the low-order 4 bits of timer 3 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3.
-	_	Transfers the high-order 4 bits of timer 4 to register B, and transfers the low-order 4 bits of timer 4 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 4 and timer 4 reload register R4L, and transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4L.
_	-	Transfers the contents of register B to the high-order 4 bits of timer 4 reload register R4H, and transfers the contents of register A to the low-order 4 bits of timer 4 reload register R4H.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 reload register R3.
-	-	Transfers the contents of timer 4 reload register R4L to timer 4.
-	-	

Parameter						In	stru	ction		le					er of Is	er of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otat	cimal ion	Number of words	Number o cycles	Function
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) $\leftarrow$ 0 V12 = 0: NOP
eration	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) $\leftarrow$ 0 V13 = 0: NOP
Timer operation	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	V20 = 0: (T3F) = 1 ? After skipping, (T3F) $\leftarrow$ 0 V20 = 0: NOP
	SNZT4	1	0	1	0	0	0	0	0	1	1	2	8	3	1	1	V21 = 0: (T4F) = 1 ? After skipping, (T4F) $\leftarrow$ 0 V21 = 0: NOP
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	(A2–A0) ← (P22–P20) (A3) ← 0
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P22–P20) ← (A2–A0)
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	(A1, A0) ← (P31, P30)
	ОРЗА	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P31, P30) ← (A1, A0)
	IAP6	1	0	0	1	1	0	0	1	1	0	2	6	6	1	1	$(A) \leftarrow (P6)$
	OP6A	1	0	0	0	1	0	0	1	1	0	2	2	6	1	1	$(P6) \leftarrow (A)$
	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
Input/Output operation	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$\begin{array}{l} (D(Y)) \leftarrow 0 \\ (Y) = 0 \text{ to } 7 \end{array}$
utput op	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$ (Y) = 0  to  7
ut/O	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	1	1	(D(Y)) = 0?
du		0	0	0	0	1	0	1	0	1	1	0	2	в	1	1	(Y) = 0  to  7
	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	$(A) \leftarrow (PU0)$
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
	TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	Е	1	1	$(A) \leftarrow (PU1)$
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	$(PU1) \leftarrow (A)$



	<hr/>	
Skip condition	Carry flag CY	Datailed description
V12 = 0: (T1F) = 1	-	Skips the next instruction when the contents of bit 2 (V12) of interrupt control register V1 is "0" and the con- tents of T1F flag is "1." After skipping, clears (0) to T1F flag.
V13 = 0: (T2F) =1	-	Skips the next instruction when the contents of bit 3 (V13) of interrupt control register V1 is "0" and the con- tents of T2F flag is "1." After skipping, clears (0) to T2F flag.
V20 = 0: (T3F) = 1	-	Skips the next instruction when the contents of bit 0 (V20) of interrupt control register V2 is "0" and the con- tents of T3F flag is "1." After skipping, clears (0) to T3F flag.
V21 = 0: (T4F) =1	-	Skips the next instruction when the contents of bit 1 (V21) of interrupt control register V2 is "0" and the con- tents of T4F flag is "1." After skipping, clears (0) to T4F flag.
-	-	Transfers the input of port P0 to register A.
-	_	Outputs the contents of register A to port P0.
-	_	Transfers the input of port P1 to register A.
-	_	Outputs the contents of register A to port P1.
-	_	Transfers the input of port P2 to register A.
-	_	Outputs the contents of register A to port P2.
-	-	Transfers the input of port P3 to register A.
-	_	Outputs the contents of register A to port P3.
-	_	Transfers the input of port P6 to register A.
-	-	Outputs the contents of register A to port P6.
-	-	Sets (1) to all port D.
-	-	Clears (0) to a bit of port D specified by register Y.
-	-	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 However, (Y)=0 to 7	-	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
-	_	Transfers the contents of pull-up control register PU0 to register A.
-	_	Transfers the contents of register A to pull-up control register PU0.
-	_	Transfers the contents of pull-up control register PU1 to register A.
-	_	Transfers the contents of register A to pull-up control register PU1.

Parameter			Instruction code														
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otati	cimal on	Number ( words	Number o cycles	Function
	ТАКО	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)
	ТКОА	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	(K0) ← (A)
_	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
Input/Output operation	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
ut ope	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	А	1	1	(A) ← (K2)
Outpr	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
nput/	TFR0A	1	0	0	0	1	0	1	0	0	0	2	2	8	1	1	(FR0) ← (A)
_	TFR1A	1	0	0	0	1	0	1	0	0	1	2	2	9	1	1	$(FR1) \leftarrow (A)$
	TFR2A	1	0	0	0	1	0	1	0	1	0	2	2	A	1	1	(FR2) ← (A)
	TABSI	1	0	0	1	1	1	1	0	0	0	2	7	8	1	1	$(B) \leftarrow (SI7\text{-}SI4) \ (A) \leftarrow (SI3\text{-}SI0)$
ion	TSIAB	1	0	0	0	1	1	1	0	0	0	2	3	8	1	1	(SI7−SI4) ← (B) (SI3−SI0) ← (A)
) operat	SST	1	0	1	0	0	1	1	1	1	0	2	9	Е	1	1	(SIOF) ← 0 Serial I/O starting
Serial I/O operation	SNZSI	1	0	1	0	0	0	1	0	0	0	2	8	8	1	1	V23=0: (SIOF)=1? After skipping, (SIOF) ← 0 V23 = 1: NOP
	TAJ1	1	0	0	1	0	0	0	0	1	0	2	4	2	1	1	$(A) \leftarrow (J1)$
	TJ1A	1	0	0	0	0	0	0	0	1	0	2	0	2	1	1	$(J1) \leftarrow (A)$
	СМСК	1	0	1	0	0	1	1	0	1	0	2	9	A	1	1	Ceramic resonator selected
ion	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillator selected
Clock operation	СҮСК	1	0	1	0	0	1	1	1	0	1	2	9	D	1	1	Quartz-crystal oscillator selected
ock o	TRGA	1	0	0	0	0	0	1	0	0	1	2	0	9	1	1	$(RG_0) \leftarrow (A_0)$
ö	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	$(A) \leftarrow (MR)$
	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	$(MR) \leftarrow (A)$



Skip condition	Carry flag CY	Datailed description								
-	-	Transfers the contents of key-on wakeup control register K0 to register A.								
-	-	Transfers the contents of register A to key-on wakeup control register K0.								
-	-	Transfers the contents of key-on wakeup control register K1 to register A.								
-	-	Transfers the contents of register A to key-on wakeup control register K1.								
-	-	Transfers the contents of key-on wakeup control register K2 to register A.								
-	-	Transfers the contents of register A to key-on wakeup control register K2.								
-	-	Transferts the contents of register A to port output format control register FR0.								
-	-	Transferts the contents of register A to port output format control register FR1.								
-	-	Transferts the contents of register A to port output format control register FR2.								
-	-	Transfers the high-order 4 bits of serial I/O register SI to register B, and transfers the low-order 4 bits of se- rial I/O register SI to register A.								
-	-	Transfers the contents of register B to the high-order 4 bits of serial I/O register SI, and transfers the con- tents of register A to the low-order 4 bits of serial I/O register SI.								
-	-	Clears (0) to SIOF flag and starts serial I/O.								
V23 = 0: (SIOF) = 1	_	Skips the next instruction when the contents of bit 3 (V23) of interrupt control register V2 is "0" and contents of SIOF flag is "1." After skipping, clears (0) to SIOF flag.								
-	-	Transfers the contents of serial I/O control register J1 to register A.								
-	-	Transfers the contents of register A to serial I/O control register J1.								
_	-	Selects the ceramic resonator for main clock f(XIN).								
-	-	Selects the RC oscillation circuit for main clock f(XIN).								
-	- 1	Selects the quartz-crystal oscillation circuit for main clock f(XIN).								
-	-	Transfers the contents of clock control regiser RG to register A.								
-	-	Transfers the contents of clock control regiser MR to register A.								
-	-	Transfers the contents of register A to clock control register MR.								



Parameter	Mnemonic		Instruction code														
Type of instructions		D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otati	cimal on	Number ( words	Number o cycles	Function
ersion operation	TABAD	1	0	0	1	1	1	1	0	0	1	2	7	9	1	1	Q13 = 0: (B) $\leftarrow$ (AD9-AD6) (A) $\leftarrow$ (AD5-AD2) Q13 = 1: (B) $\leftarrow$ (AD7-AD4) (A) $\leftarrow$ (AD3-AD0)
	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	$      (A3, A2) \leftarrow (AD1, AD0) \\       (A1, A0) \leftarrow 0 $
	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$
	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1		(ADF) ← 0 A/D conversion starting
	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1	1	V21 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0    V22 = 1: NOP
	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	$(A) \leftarrow (Q1)$
	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	$(Q1) \leftarrow (A)$
	TAQ2	1	0	0	1	0	0	0	1	0	1	2	4	5	1	1	$(A) \leftarrow (Q2)$
	TQ2A	1	0	0	0	0	0	0	1	0	1	2	0	5	1	1	$(Q2) \leftarrow (A)$
	TAQ3	1	0	0	1	0	0	0	1	1	0	2	4	6	1	1	$(A) \leftarrow (Q3)$
	ТQЗА	1	0	0	0	0	0	0	1	1	0	2	0	6	1	1	$(Q3) \leftarrow (A)$
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	$(PC) \leftarrow (PC) + 1$
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to RAM back-up mode
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	в	1	1	POF instruction valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
Other operation	WRST	1	0	1	0	1	0	0	0	0	0	2	A	0	1	1	(WDF1) = 1 ? After skipping, (WDF1) $\leftarrow$ 0
	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled
	SRST	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	System reset occurrence


	5	
Skip condition	Carry flag C	Datailed description
_	_	In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B, and the low-order 4 bits (AD3–AD0) of register AD to register A. (Q13: bit 3 of A/D control register Q1)
-	-	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
_	_	In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)
_	-	Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1)
V22 = 0: (ADF) = 1	-	When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrupt control register V2)
-	-	Transfers the contents of A/D control register Q1 to register A.
-	-	Transfers the contents of register A to A/D control register Q1.
-	-	Transfers the contents of A/D control register Q2 to register A.
-	-	Transfers the contents of register A to A/D control register Q2.
-	-	Transfers the contents of A/D control register Q3 to register A.
-	-	Transfers the contents of register A to A/D control register Q3.
-	-	No operation; Adds 1 to program counter value, and others remain unchanged.
-	-	Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction.
-	-	Makes the immediate after POF instruction valid by executing the EPOF instruction.
(P) = 1	-	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged.
(WDF1) = 1	-	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
-	-	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
_	_	System reset occurs.

#### INSTRUCTION CODE TABLE

		000000				000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000	
D3-D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	<u>010111</u> 10–17	011111 18–1F
0000	0	NOP	BLA	SZB 0	BMLA	-	TASP	A 0	LA 0	TABP 0	TABP 16***	TABP 32**	TABP 48*	BML***	BML	BL***	BL	вм	в
0001	1	SRST	CLD	SZB 1	_	_	TAD	A 1	LA 1	TABP 1	TABP 17***	TABP 33**	TABP 49*	BML***	BML	BL***	BL	вм	В
0010	2	POF	Ι	SZB 2	-	-	ТАХ	A 2	LA 2	TABP 2	TABP 18***	TABP 34**	TABP 50*	BML***	BML	BL***	BL	BM	В
0011	3	SNZP	INY	SZB 3	-	-	TAZ	A 3	LA 3	TABP 3	TABP 19***	TABP 35**	TABP 51*	BML***	BML	BL***	BL	BM	В
0100	4	DI	RD	SZD	-	RT	TAV1	A 4	LA 4	TABP 4	TABP 20***	TABP 36**	TABP 52*	BML***	BML	BL***	BL	вм	в
0101	5	EI	SD	SEAn	-	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21***	TABP 37**	TABP 53*	BML***	BML	BL***	BL	BM	В
0110	6	RC	-	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22***	TABP 38**	TABP 54*	BML***	BML	BL***	BL	BM	в
0111	7	SC	DEY	-	-	-	-	A 7	LA 7	TABP 7	TABP 23***	TABP 39**	TABP 55*	BML***	BML	BL***	BL	BM	в
1000	8	-	AND	_	SNZ0	LZ 0	-	A 8	LA 8	TABP 8	TABP 24***	TABP 40**	TABP 56*	BML***	BML	BL***	BL	BM	В
1001	9	-	OR	TDA	SNZ1	LZ 1	Ι	A 9	LA 9	TABP 9	TABP 25***	TABP 41**	TABP 57*	BML***	BML	BL***	BL	BM	в
1010	А	AM	TEAB	TABE	SNZI0	LZ 2	Ι	A 10	LA 10	TABP 10	TABP 26***	TABP 42**	TABP 58*	BML***	BML	BL***	BL	BM	В
1011	В	AMC	-	-	SNZI1	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27***	TABP 43**	TABP 59*	BML***	BML	BL***	BL	BM	в
1100	С	TYA	СМА	_	-	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28***	TABP 44**	TABP 60*	BML***	BML	BL***	BL	BM	В
1101	D	Ι	RAR	-	-	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29***	TABP 45**	TABP 61*	BML***	BML	BL***	BL	BM	в
1110	Е	тва	TAB	-	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30***	TABP 46**	TABP 62*	BML***	BML	BL***	BL	BM	в
1111	F	_	TAY	SZC	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31***	TABP 47**	TABP 63*	BML***	BML	BL***	BL	вм	в

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	The second word1ppaaaaaaa1ppaaaaaaa1ppp00pppp1ppp00pppp								
BL	1p	paaa	aaaa							
BML	1p	paaa	aaaa							
BLA	1p	pp00	рррр							
BMLA	1p	pp00	рррр							
SEA	00	0111	nnnn							
SZD	00	0010	1011							
-										

- \*, \*\*, \*\*\* cannot be used in the M34518M2.
  - \*, \*\* cannot be used in the M34518M4.
  - \* cannot be used in the M34518M6.

						<u> </u>												
	D9–D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000 111111
D3–D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	_	тwза	OP0A	T1AB	_	TAW6	IAP0	TAB1	SNZT1	_	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	_	TW4A	OP1A	T2AB	-	_	IAP1	TAB2	SNZT2	_	_	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	TJ1A	TW5A	OP2A	ТЗАВ	TAJ1	TAMR	IAP2	TAB3	SNZT3	-	-	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	_	TW6A	ОРЗА	T4AB	-	TAI1	IAP3	TAB4	SNZT4	_	-	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	TQ1A	TK1A	-	-	TAQ1	TAI2	-	-	-	-	-	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	TQ2A	TK2A	-	TPSAB	TAQ2	Ι	-	TABPS	_	-	-	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	ТQЗА	TMRA	OP6A	-	TAQ3	TAK0	IAP6	-	-	-	-	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	-	TI1A	-	T4HAB	-	TAPU0	-	-	SNZAD	T4R4L	-	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	_	TI2A	TFR0A	TSIAB	-	-	-	TABSI	SNZSI	-		TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	TRGA	-	TFR1A	TADAB	TALA	TAK1	-	TABAD	-	-	_	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	A	-	-	TFR2A	_	-	TAK2	-	-	-	смск	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	-	TK0A	-	TR3AB	TAW1	-	$\langle \langle \rangle$	-	_	CRCK	-	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	с	-	-	-	_	TAW2	-	-	-	-	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	-	-	TPU0A	_	таwз	-	-	-	-	сүск	-	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	E	TW1A	-	TPU1A	_	TAW4	TAPU1	-	-	-	SST	-	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	-	_	TR1AB	TAW5	-	-	-	-	ADST	-	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

### **INSTRUCTION CODE TABLE (continued)**

The above table shows the relationship between machine language codes and machine language instructions. D<sub>3</sub>–D<sub>0</sub> show the loworder 4 bits of the machine language code, and D<sub>9</sub>–D<sub>4</sub> show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	The second word								
BL	1p	paaa	aaaa							
BML	1p	paaa	aaaa							
BLA	1р	pp00	рррр							
BMLA	1р	pp00	pppp							
SEA	00	0111	nnnn							
SZD	00	0010	1011							



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	C	Conditions	Ratings	Unit
Vdd	Supply voltage			-0.3 to 6.5	V
Vi	Input voltage			-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P6, D0–D7, RESET, XIN, VDCE				
Vi	Input voltage SCK, SIN, CNTR0, CNTR1, INT0, INT1			-0.3 to VDD+0.3	V
Vi	Input voltage AIN0–AIN3			-0.3 to VDD+0.3	V
Vo	Output voltage	Output trans	sistors in cut-off state	-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P6, D0–D7, RESET				
Vo	Output voltage Scк, Sout, CNTR0, CNTR1	Output trans	sistors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage Xout			-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	PLQP0032GB-A	300	mW
			PRDP0032BA-A	1100	1
Topr	Operating temperature range			-20 to 85	°C
Tstg	Storage temperature range			-40 to 125	°C

Rev.3.01 2005.06.15 page 146 of 157 REJ03B0008-0301



### **RECOMMENDED OPERATING CONDITIONS 1**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditio	ins	Min.	Limits	Max.	Uni
Vdd	Supply voltage	Maak DOM version	f(STCK) ≤ 6 MHz	4.0	Тур.	5.5	V
VDD	(when ceramic resonator/	Mask ROM version	$f(STCK) \le 0.0012$ $f(STCK) \le 4.4 \text{ MHz}$	2.7		5.5	- `
	on-chip oscillator is used)		$f(STCK) \le 4.4$ MHz	2.0		5.5	-
	on-chip oscillator is used)		$f(STCK) \le 2.2$ MHz $f(STCK) \le 1.1$ MHz	1.8		5.5	-
		One Time PROM version	· · ·	4.0		5.5	-
		One Time PROM Version		2.7		5.5	-
			$f(STCK) \le 4.4 \text{ MHz}$ $f(STCK) \le 2.2 \text{ MHz}$			5.5	-
	Supply voltoge		$I(310K) \leq 2.2 \text{ MHZ}$	2.5 2.7		5.5	V
Vdd	Supply voltage	f(STCK) ≤ 4.4 MHz				5.5	ľ
	(when RC oscillation is used)	Mask ROM version	f(Xin) ≤ 50 kHz	2.0		5.5	V
Vdd	Supply voltage			2.0			- `
	(when quartz-crystal oscillator is used)	One Time PROM version	· · ·	2.5		5.5	V
Vram	RAM back-up voltage	Mask ROM version	at RAM back-up mode				- ^
		One Time PROM version	at RAM back-up mode	2.0			
Vss	Supply voltage			0.01/5.5	0	N/	V
Vih	"H" level input voltage	P0, P1, P2, P3, P6, D0-D	7, VDCE, XIN	0.8VDD		VDD	V
Vih	"H" level input voltage	RESET		0.85Vdd		Vdd	V
Vih	"H" level input voltage	SCK, SIN, CNTR0, CNTR1		0.85Vdd		Vdd	V
VIL	"L" level input voltage	P0, P1, P2, P3, P6, D0-D	7, VDCE, XIN	0		0.2Vdd	V
VIL	"L" level input voltage	RESET		0		0.3Vdd	V
VIL	"L" level input voltage	SCK, SIN, CNTR0, CNTR1	1	0		0.15Vdd	V
IOн(peak)	"H" level peak output current	P0, P1, D0–D7	VDD = 5 V			-20	mA
		CNTR0, CNTR1	VDD = 3 V			-10	
IOн(avg)	"H" level average output current	P0, P1, D0–D7	VDD = 5 V			-10	mA
	(Note)	CNTR0, CNTR1	VDD = 3 V			-5	
IOL(peak)	"L" level peak output current	P0, P1, P2, P6	VDD = 5 V			24	mA
		SCK, SOUT	VDD = 3 V			12	
IOL(peak)	"L" level peak output current	P3, RESET	VDD = 5 V			10	mA
			VDD = 3 V			4	1
IOL(peak)	"L" level peak output current	D0-D5	VDD = 5 V			24	mA
			VDD = 3 V			12	
IOL(peak)	"L" level peak output current	D6, D7	VDD = 5 V			40	mA
		CNTR0, CNTR1	VDD = 3 V			30	1
IOL(avg)	"L" level average output current	P0, P1, P2, P6	VDD = 5 V			12	mA
	(Note)	SCK, SOUT	VDD = 3 V			6	1
loL(avg)	"L" level average output current	P3, RESET	Vdd = 5 V			5	mA
( 0/	(Note)	,	VDD = 3 V			2	1
IoL(avg)	"L" level average output current	D0-D5	VDD = 5 V			15	mA
. (. 5)	(Note)		VDD = 3 V			7	1
loL(avg)	"L" level average output current	D6, D7	VDD = 5 V			30	mA
-(3)	(Note)	CNTR0, CNTR1	VDD = 3 V			15	1
ΣlOн(avg)	"H" level total average current	D0–D7, CNTR0, CNTR1				-60	mA
(uvg)		P0, P1				-60	1
ΣIOL(avg)	"L" level total average current	P2, D0–D7, RESET, CNTR	0 CNTR1			80	mA
LIUL(avy)	E lover total average current	P0, P1, P3, P6				80	

Note: The average output current is the average value during 100 ms.



### **RECOMMENDED OPERATING CONDITIONS 2**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter		Conditions			Limits		- Unit
Cymbol	i arameter		Conditions		Min.	Тур.	Max.	
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			6.0	MHz
	(with a ceramic resonator)	version		VDD = 2.7 to 5.5 V			4.4	
				VDD = 2.0 to 5.5 V			2.2	
				VDD = 1.8 to 5.5 V			1.1	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6.0	
				VDD = 2.0 to 5.5 V			4.4	
				VDD = 1.8 to 5.5 V			2.2	
			Frequency/4, 8 mode	VDD = 2.0 to 5.5 V			6.0	
				VDD = 1.8 to 5.5 V			4.4	1
		One Time PROM	Through mode	VDD = 4.0 to 5.5 V			6.0	
		version		VDD = 2.7 to 5.5 V			4.4	
				VDD = 2.5 to 5.5 V			2.2	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6.0	1
				VDD = 2.5 to 5.5 V			4.4	
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			6.0	1
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5	i				4.4	MHz
	(at RC oscillation) (Note)							
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			4.8	MHz
	(with a ceramic resonator selected,	version		VDD = 2.7 to 5.5 V			3.2	
	external clock input)			VDD = 2.0 to 5.5 V			1.6	
				VDD = 1.8 to 5.5 V			0.8	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	
				VDD = 2.0 to 5.5 V			3.2	
				VDD = 1.8 to 5.5 V			1.6	7
	4		Frequency/4, 8 mode	VDD = 2.0 to 5.5 V			4.8	7
				VDD = 1.8 to 5.5 V			3.2	7
		One Time PROM	Through mode	VDD = 4.0 to 5.5 V			4.8	1
		version		VDD = 2.7 to 5.5 V			3.2	1
				VDD = 2.5 to 5.5 V			1.6	1
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	1
				VDD = 2.5 to 5.5 V			3.2	1
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			4.8	1

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.



Rev.3.01 2005.06.15 page 148 of 157 REJ03B0008-0301



### **RECOMMENDED OPERATING CONDITIONS 3**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Rev.3.01 2005.06.15 page 149 of 157 REJ03B0008-0301



#### **ELECTRICAL CHARACTERISTICS 1**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Test co	onditions		Limits		Uni
,				Min.	Тур.	Max.	
Vон	"H" level output voltage	VDD = 5 V	Iон = –10 mA	3			V
	P0, P1, D0–D7, CNTR0, CNTR1		IOH = -3 mA	4.1			
		VDD = 3 V	Iон = -5 mA	2.1			-
			Iон = -1 mA	2.4			
Vol	"L" level output voltage	VDD = 5 V	IOL = 12 mA			2	V
	P0, P1, P2, P6		IOL = 4 mA			0.9	
	SCK, SOUT	VDD = 3 V	IOL = 6 mA			0.9	_
			IOL = 2 mA			0.6	
Vol	"L" level output voltage	VDD = 5 V	IOL = 5 mA			2	V
	P3, RESET		IOL = 1 mA			0.9	
		VDD = 3 V	IOL = 2 mA			0.9	
Vol	"L" level output voltage	VDD = 5 V	IOL = 15 mA			2	V
	D0-D5		IOL = 5 mA			0.9	
		VDD = 3 V	IOL = 9 mA			1.4	
			IOL = 3 mA			0.9	1
Vol	"L" level output voltage	VDD = 5 V	IOL = 30 mA			2	V
	D6, D7, CNTR0, CNTR1		IOL = 10 mA			0.9	-
		VDD = 3 V	IOL = 15 mA			2	-
			IOL = 5 mA			0.9	
IH	"H" level input current	VI = VDD				2	μ
	P0, P1, P2, P3, P6,	Port P6 selected					
	D0–D7, VDCE, RESET,						
	SCK, SIN, CNTR0, CNTR1,						
	INTO, INT1						
IL	"L" level input current	VI = 0 V				-2	μ
	P0, P1, P2, P3, P6,	P0, P1 No pull-up				-	μ.
	D0–D7, VDCE,	Port P6 selected					
	SCK, SIN, CNTR0, CNTR1,						
	INTO, INT1						
Rpu	Pull-up resistor value	VI = 0 V	Vdd = 5 V	30	60	125	k
	P0, P1, RESET		VDD = 3 V VDD = 3 V	50	120	250	- 12
VT+ – VT–		VDD = 5 V	100 - 5 1	50	0.2	230	
v i + - v i -	SCK, SIN, CNTR0, CNTR1, INT0, INT1	VDD = 3V VDD = 3V			0.2		- `
VT+ – VT–		VDD = 5 V			1		
v i + — v i –					0.4		- `
	On shin secillaton slash francoson	VDD = 3 V		200		700	6
(RING)	On-chip oscillator clock frequency	VDD = 5 V		200	500	700	k⊦
		VDD = 3 V		100	250	400	-
		Mask ROM version	VDD = 1.8 V	30	120	200	-
∆f(Xin)	Frequency error	VDD = 5 V ± 10 %, Ta =	25 °C			±17	9
	(with RC oscillation, error of external R, C not included)	VDD = 3 V ± 10 %, Ta =					<u> </u>
				1	1	±17	%

Note: When RC oscillation is used, use the external 30 or 33 pF capacitor (C).



### **ELECTRICAL CHARACTERISTICS 2**

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol		Parameter	Toot	conditions		Limits		Unit
Symbol		Falameter	lesi	Conditions	Min.	Тур.	Max.	
DD	Supply current	at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		1.4	2.8	mA
		(with a ceramic resonator,	f(XIN) = 6 MHz	f(STCK) = f(XIN)/4		1.6	3.2	
		on-chip oscillator stop)		f(STCK) = f(XIN)/2		2.0	4.0	
				f(STCK) = f(XIN)		2.8	5.6	
			VDD = 5 V	f(STCK) = f(XIN)/8		1.1	2.2	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		1.2	2.4	
				f(STCK) = f(XIN)/2		1.5	3.0	
				f(STCK) = f(XIN)		2.0	4.0	
			VDD = 3 V	f(STCK) = f(XIN)/8		0.4	0.8	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		0.5	1.0	
				f(STCK) = f(XIN)/2		0.6	1.2	1
				f(STCK) = f <mark>(X</mark> IN)		0.8	1.6	
		at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		55	110	μA
		(with a quartz-crystal	f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		60	120	
		oscillator,		f(STCK) = f(XIN)/2		65	130	
		on-chip oscillator stop)		f(STCK) = f(XIN)		70	140	
			VDD = 3 V	f(STCK) = f(XIN)/8		12	24	μA
			f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		13	26	
				f(STCK) = f(XIN)/2		14	28	
				f(STCK) = f(XIN)		15	30	
		at active mode	VDD = 5 V	f(STCK) = f(RING)/8		50	100	μł
		(with an on-chip oscillator,		f(STCK) = f(RING)/4		70	140	
		f(XIN) stop)		f(STCK) = f(RING)/2		100	200	
				f(STCK) = f(RING)		150	300	
			VDD = 3 V	f(STCK) = f(RING)/8		10	20	μŀ
				f(STCK) = f(RING)/4		15	30	
				f(STCK) = f(RING)/2		20	40	
				f(STCK) = f(RING)		35	70	
		at RAM back-up mode	Ta = 25 °C			0.1	3	μŀ
		(POF instruction execution)	VDD = 5 V				10	
			VDD = 3 V				6	

#### A/D CONVERTER RECOMMENDED OPERATING CONDITIONS

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Sumbol	Parameter	Conditi	<b>ana</b>		Limits		- Unit
Symbol	Parameter	Conditi	ons	Min.	Тур.	Max.	
Vdd	Supply voltage	Mask ROM version		2.0		5.5	V
		One Time PROM version	ne Time PROM version			5.5	
Via	Analog input voltage			0		Vdd	V
f(ADCK)	A/D conversion clock	Mask ROM version	VDD = 4.0 to 5.5 V	0.8		334	kHz
	frequency		VDD = 2.7 to 5.5 V	0.8		245	1
	(Note)		VDD = 2.2 to 5.5 V	0.8		3.9	1
			VDD = 2.0 to 5.5 V	0.8		1.8	]
	One Time PROM version		VDD = 4.0 to 5.5 V	0.8		334	1
			VDD = 3.0 to 5.5 V	0.8		123	1

Note: Definition of A/D conversion clock (ADCK)



<Operating condition map of A/D conversion clock (ADCK) >



#### **A/D CONVERTER CHARACTERISTICS**

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit	
Symbol	i arameter			Min.	Тур.	Max.		
-	Resolution					10	bits	
-	Linearity error	2.7(3.0) $V \le VDD \le 5.5 V$ (():	One Time PROM version)			±2	LSB	
		Mask ROM version			±4	]		
-	Differential non-linearity error	2.2 (3.0) V $\leq$ VDD $\leq$ 5.5 V (():	One Time PROM version)			±0.9	LSB	
Vот	Zero transition voltage	Mask ROM version	VDD = 5.12 V	0	10	20	mV	
			VDD = 3.072 V	0	7.5	15		
			VDD = 2.56 V	0	7.5	15		
		One Time PROM version	VDD = 5.12 V	0	15	30		
			VDD = 3.072 V	3	13	23		
VFST	Full-scale transition voltage	Mask ROM version	VDD = 5.12 V	<b>5105</b>	5115	5125	mV	
			VDD = 3.072 V	3064.5	3072	3079.5		
			VDD = 2.56 V	2552.5	2560	2567.5		
		One Time PROM version	VDD = 5.12 V	5100	5115	5130		
			VDD = 3.072 V	3065	3075	3085		
_	Absolute accuracy	Mask ROM version				±8	LSB	
	(Quantization error excluded)	$2.0 \text{ V} \leq \text{VDD} < 2.2 \text{ V}$						
IAdd	A/D operating current	VDD = 5 V			150	450	μΑ	
	(Note 1)	VDD = 3 V			75	225	1	
TCONV	A/D conversion time	onversion time f(XIN) = 6 MHz f(STCK) = f(XIN) (XIN through mode) ADCK=INSTCK/6				31	μs	
-	Comparator resolution					8	bits	
-	Comparator error (Note 2)	Mask ROM version	VDD = 5.12 V			±20	mV	
			VDD = 3.072 V			±15	1	
			VDD = 2.56 V			±15	-	
		One Time PROM version	VDD = 5.12 V			±30	1	
			VDD = 3.072 V			±23		
_	Comparator comparison time	f(XIN) = 6 MHz f(STCK) = f(XIN) (XIN through mode) ADCK=INSTCK/6				4	μs	

Notes 1: When the A/D converter is used, IADD is added to IDD (supply current).

2: As for the error from the ideal value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage V<sub>ref</sub> which is generated by the built-in DA converter can be obtained by the following formula.

- Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)



### **VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS**

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Vrst-	Detection voltage	Ta = 25 °C	3.3	3.5	3.7	V	
	(reset occurs) (Note 1)	Mask ROM version	2.7		4.2		
		One Time PROM version	2.6		4.2		
VRST+	Detection voltage	Ta = 25 °C	3.5	3.7	3.9	V	
	(reset release) (Note 2)	Mask ROM version	2.9		4.4		
		One Time PROM version	2.8		4.4		
VRST+-	Detection voltage hysteresis			0.2		V	
Vrst-			_				
IRST	Operation current (Note 3)	VDD = 5 V		50	100	μA	
		VDD = 3 V	- A.A.	30	60		
TRST	Detection time	$VDD \rightarrow (VRST0.1 V) (Note 4)$		0.2	1.2	ms	

Notes 1: The detected voltage (VRST-) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.

2: The detected voltage (VRST+) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.

3: When the voltage drop detection circuit is used (VDCE pin = "H"), IRST is added to IDD (power current).

4: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST--0.1 V].

### BASIC TIMING DIAGRAM

Parameter F	Machine cycle Pin (signal) name	Mi	Mi+1
System clock	STCK	<b>1</b>	
Port D output	Do-D7		
Port D input	Do-D7		
Ports P0, P1, P2, P3, P6 output	P00–P03 P10–P13 P20–P23 P30, P31 P60–P63		
Ports P0, P1, P2, P3, P6 input	P00–P03 P10–P13 P20–P23 P30, P31 P60–P63		
Interrupt input	INTO, INT1		



#### **BUILT-IN PROM VERSION**

In addition to the mask ROM versions, the 4518 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 23 Product of built-in PROM version

Table 23 shows the product of built-in PROM version. Figure 75 shows the pin configurations of built-in PROM versions. The One Time PROM version has pin-compatibility with the mask ROM version.

Part number	PROM size	RAM size	Package	ROM type				
Fait number	(X 10 bits)	(X 4 bits)	Fackage					
M34518E8FP	8192 words	384 words	PLQP0032GB-A	One Time PROM [shipped in blank]				
M34518E8SP	8192 words	384 words	PRDP0032BA-A	One Time PROM [shipped in blank]				





#### (1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.

In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K.

Programming adapter is listed in Table 24. Contact addresses at the end of this data sheet for the appropriate PROM programmer. • Writing and reading of built-in PROM

Programming voltage is 12.5 V. Write the program in the PROM of the built-in PROM version as shown in Figure 76.

#### (2) Notes on handling

①A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.

②For the One Time PROM version shipped in blank, Renesas Technology Corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 77 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

#### (3) Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One Time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

#### Table 24 Programming adapter

Microcomputer	Name of Programming Adapter				
M34518E8FP	PCA7442FP				
M34518E8SP	PCA7442SP				



Fig. 76 PROM memory map



Fig. 77 Flow of writing and test of the product shipped in blank



#### **PACKAGE OUTLINE**





## **REVISION HISTORY**

# 4518 Group Data Sheet

Rev.	Date		Description		
		Page	Summary		
1.00	Jan. 14, 2003	-	First edition issued		
2.00			Some values of the following table are revised.		
		145	RECOMMENDED OPERATING CONDITIONS 1;		
			<ul> <li>Supply voltage (when quartz-crystal oscillator is used)</li> </ul>		
			RAM back voltage		
		147	RECOMMENDED OPERATING CONDITIONS 3;		
		450	Oscillation frequency (with a quartz-crystal oscillator)		
		150	A/D CONVERTER RECOMMENDED OPERATING CONDITIONS;		
			Supply voltage		
		151	A/D conversion clock frequency     A/D CONVERTER CHARACTERISTCS;		
		101	Linearity error		
			Differential non-linearity error		
			Zero transition voltage		
			Full-scale transition voltage		
			Comparator error		
		152	VOLTAGE DROP DETECTION CIRCUIT;		
		-	Detection voltage (reset occurs)		
			•Detection voltage (reset release)		
3.00	Jul. 27, 2004	All pages	Words standardized: On-chip oscillator, A/D converter		
		4	PERFORMANCE OVERVIEW: Power dissipation revised.		
		5	PIN DESCRIPTION: Description of RESET pin revised.		
		15	Port block diagram (7): Period measurement circuit added.		
		25	Fig.17: Period measurement circuit added.		
		28	Fig.20 revised.		
		29	Fig.23 revised.		
		33	Fig.26: Note added.		
		34	Table 10 W13: (Note 2) added, W33: (Note 2) $\rightarrow$ (Note 3).		
		39	(12): Some description added.		
		40	(14): Some description added.		
		44	Some description added.		
		45	Fig.33: "DI" instruction added.		
		46	Table 11: Relative accuracy revised.		
		57	Fig.46: SRST instruction added.		
		70 70	1) Timer 4: Some description added.		
		72	Fig.64 revised.		
		73 75	Fig.67 revised.		
		75 76	Note on Power Source Voltage added.		
		76 77	113, 112: (Note 2) added.		
		77 95	W13: (Note 2) added, and Note 2 added.		
		85 154	SNZ0, SNZ1 revised.		
		154	Fig.73 revised.		
3.01	Jun.15, 2005	All pages	Delete the following: "PRELIMINARY".		
		1	Package name revised.		
		2	Pin configuration: Package name revised.		
		4	PERFORMANCE OVERVIEW: Package name revised.		
		41	•Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time when		
			operation starts, •Timer 4 count start timing and count time when operation starts		
			added.		

## **REVISION HISTORY**

# 4518 Group Data Sheet

Rev.	Date		Description
		Page	Summary
3.01	Jun.15, 2005	72 146 155	<ul> <li>(i) Prescaler, Timer 1, Timer 2 and Timer 3 count start timing and count time when operation starts, (i) Timer 4 count start timing and count time when operation starts added.</li> <li>ABSOLUTE MAXIMUM RATINGS: Package name revised.</li> <li>BUILT-IN PROM VERSION: Package name revised.</li> </ul>
		157	PACKAGE OUTLINE revised.

## Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- Notes regarding these materials
   These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
   Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or oricruit application examples contained in these materials.
   All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. virbut notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- Nome page (nttp://www.renesas.com).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or resport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

**RENESAS SALES OFFICES** 

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

#### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

#### Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510