## HIGH-SPEED 3.3V 128K x 36 **SYNCHRONOUS BANK-SWITCHABLE** DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

## 70V7599S

### Features:

- 128K x 36 Synchronous Bank-Switchable Dual-ported **SRAM Architecture** 
  - 64 independent 2K x 36 banks
  - 4 megabits of memory on chip
- Bank access controlled via bank address pins

RENESAS

- High-speed data access
  - Commercial: 3.4ns (200MHz)/3.6ns (166MHz)/ 4.2ns (133MHz) (max.)
- Selectable Pipelined or Flow-Through output mode
- Counter enable and repeat features
- Dual chip enables allow for depth expansion without additional logic
- Supports JTAG features compliant with IEEE 1149.1

- Full synchronous operation on both ports
  - 5ns cycle time, 200MHz operation (14Gbps bandwidth)
  - Fast 3.4ns clock to data out \_
  - 1.5ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 200MHz
  - Data input, address, byte enable and control registers \_ Self-timed write allows fast cycle time \_
- Separate byte controls for multiplexed bus and bus matching compatibility
- LVTTL- compatible, 3.3V (±150mV) power supply for core
- LVTTL compatible, selectable 3.3V (±150mV) or 2.5V (±100mV) power supply for I/Os and control signals on each port
- Available in a 208-pin fine pitch Ball Grid Array (fpBGA), and 256-pin Ball Grid Array (BGA)

## Functional Block Diagram



## OCTOBER 2019

NOTE:

for details.

### 70V7599S High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

## Description:

The IDT70V7599 is a high-speed 128Kx36 (4Mbit) synchronous Bank-Switchable Dual-Ported SRAM organized into 64 independent 2Kx36 banks. The device has two independent ports with separate control, address, and I/O pins for each port, allowing each port to access any 2Kx36 memory block not already accessed by the other port. Accesses by the ports into specific banks are controlled via the bank address pins under the user's direct control.

Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data

register, the IDT70V7599 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. The dual chip enables also facilitate depth expansion.

The 70V7599 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device(VDD) remains at 3.3V. Please refer also to the functional description on page 19.

A1	A2	A3	<sup>A4</sup>	A5	a6	a7	A8	A9	a10	A11	A12	A13	A14	A15	a16	A17
IO19L	IO18L	Vss	TDO	NC	BA5l	BA1L	A8L	BE1L	Vdd	CLKL	CNTENL	<b>A</b> 4L	A0L	OPTL	I/O17L	Vss
b1	<sup>B2</sup>	b3	<sup>B4</sup>	<sup>B5</sup>	B6	B7	B8	B9	B10	<sup>B11</sup>	B12	B13	B14	<sup>B15</sup>	в16	b17
I/O20R	Vss	I/O18R	TDI	NC	BA2L	A9L	BE2L	CE0L	Vss	ADSL	A5L	A1L	VSS	Vddqr	I/O16L	I/O15R
C1	C2	c3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17
Vddql	I/O19R	Vddqr	PL/ <del>FT</del> L	NC	BA3L	A10L	BE3L	CE1L	Vss	R/WL	A6L	A2L	VDD	I/O16R	I/O15L	Vss
d1	D2	d3	d4	d5	D6	D7	d8	d9	D10	D 1 1	D12	d13	d14	d15	d16	D17
I/O22L	VSS	I/O21L	I/O20l	BA4l	BAol	A7L	BEol	Vdd	OEL	REPEATL	A3L	Vdd	I/O17R	Vddql	I/O14L	I/O14R
e1 I/O23l	e2 I/O22R	e3 Vddqr	e4 I/O21r										e14 I/O12L	e15 I/O13r	E16 VSS	e17 I/O13l
f1 Vddql	f2 I/O23R	f3 I/O24l	F4 Vss										F14 Vss	F15 I/O12R	F16 I/O11L	f17 Vddqr
G1 I/O26L	<sub>G2</sub> Vss	G3 I/O25L	G4 I/O24R										G14 I∕O9∟	g15 Vddql	G16 I/O10L	G17 I/O11R
H1	h2	h3	h4		70V7599								h14	h15	H16	h17
Vdd	I/O26R	Vddqr	I/O25r		BF208 <sup>(5)</sup>								Vdd	IO9r	Vss	I/O10r
j1 Vddql	j2 Vdd	<sub>J3</sub> Vss	<sub>J4</sub> Vss										J14 Vss	J15 Vdd	<sup>J16</sup> Vss	j17 Vddqr
K1 I/O28R	к2 Vss	кз I/O27R	к4 Vss			4		Pin fp Viev		l l			k14 I/O7r	k15 Vddql	K16 I/O8r	K17 Vss
l1 I/O29R	l2 I/O28L	l3 Vddqr	l4 I/O27l							l14 I/O6r	l15 I/O7l	L16 Vss	l17 I/O8l			
m1 Vddql	m2 I/O29l	мз I/O30r	<sup>M4</sup> Vss		M14 Vss						1	m15 I/O6l	<sup>M16</sup> I/O5r	m17 Vddqr		
n1 I/O31L	N2 Vss	n3 I/O31r	n4 I/O30l										N14 I/O3R	n15 Vddql	n16 I/O4r	n17 I/O5l
P1	p2	p3	P4	P5	p6	P7	P8	P9	P10		P12	P13	P14	P15	P16	p17
I/O32R	I/O32L	Vddqr	I/O35R	TRST	BA5r	BA1R	A8R	BE1R	Vdd		CNTENR	<b>A</b> 4R	I/O2L	I/O3l	Vss	I/O4l
R1	r2	r3	<sup>R4</sup>	<sup>R5</sup>	r6	r7	r8	<sup>R9</sup>	R10	<sup>R11</sup>	R12	R13	R14	r15	r16	r17
Vss	I/O33l	I/O34r	TCK	NC	BA2r	A9r	BE2r	CE0R	Vss	ADSr	A5R	<b>A</b> 1R	Vss	Vddql	I/O1r	Vddqr
t1	t2	t3	<sup>T4</sup>	T5	т6	t7	t8	<sup>T9</sup>	<sup>T10</sup>	t11	t12	T13	<sup>T14</sup>	t15	<sup>T16</sup>	t17
I/O33r	I/O34L	Vddql	TMS	NC	ВАзк	A10r	BE3r	CE1R	Vss	R/Wr	A6R	A2R	Vss	I/Oor	Vss	I/O2r
U1	u2	uз	U4	U5	u6	U7	u8	u9	U10	U11	U12	U13	U14	U15	∪16	U17
Vss	I/O35l	PL/FTr	NC	BA4R	BAor	A7R	BEor	Vdd	OER	REPEATR	A3R	Aor	Vdd	OPTR	I/Ool	I/O1L

## Pin Configuration<sup>(1,2,3,4)</sup>

### NOTES:

- 1. All VDD pins must be connected to 3.3V power supply.
- 2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to ViH (3.3V), and 2.5V if OPT pin for that port is set to VIL (OV).
- 3. All Vss pins must be connected to ground supply.

© 2019 Renesas Electronics Corporation

- 4. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
- This package code is used to reference the package diagram. 5. 6.
  - This text does not indicate orientation of the actual part-marking

70V7599S High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

Pin Configuration<sup>(1,2,3,4)</sup> (con't.)

### 70V7599 BC256<sup>(5)</sup>

256-Pin BGA Top View<sup>(6)</sup>

A1	<sup>A2</sup>	A3	A4	a5	a6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
NC	TDI	NC	NC	BA3l	B <b>A</b> ol	A8L	BE2L	CE1L	OEL	CNTENL	<b>A</b> 5L	A2L	A0L	NC	NC
B1 I/O18L	<sup>B2</sup> NC	<sup>B3</sup> TDO	<sup>B4</sup> NC	<sup>B5</sup> BA4L	B6 BA1L	B7 A9L	B8 BE3L	B9 CE0L	B10 R∕WL	B11 REPEATL	B12 A4L	B13 A1L	B14 Vdd	в15 I/O17L	<sup>B16</sup> NC
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	С13	C14	C15	C16
I/O18R	I/O19L	Vss	BA5L	BA2L	A10L	A7L	BE1L	BE <sub>0L</sub>	CLKL	ADSL	A6L	<b>А</b> зL	OPT∟	I/O17R	I/O16L
D1	d2	d3	D4	d5	d6	d7	d8	d9	d10	d11	d12	D13	D14	D15	D16
I/O20R	I/O19R	I/O20L	PL/FT∟	Vddql	Vddql	Vddqr	Vddqr	Vddql	Vddql	Vddqr	Vddqr	Vdd	I/O15R	I/O15L	I/O16R
E1	e2	e3	e4	e5	e6	e7	E8	<sup>E9</sup>	E10	e11	e12	e13	е14	E15	E16
I/O21R	I/O21l	I/O22L	Vddql	Vdd	Vdd	Vss	Vss	Vss	Vss	Vdd	Vdd	Vddqr	I/O13L	I/O14L	I/O14R
F1	f2	f3	f4	<sup>F5</sup>	F6	F7	<sup>F8</sup>	<sup>F9</sup>	F10	F11	F12	f13	F14	F15	F16
I/O23L	I/O22R	I/O23R	Vddql	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddqr	I/O12R	I/O13R	I/O12L
G1	G2	G3	g4	G5	G6	G7	G8	<sup>G9</sup>	G10	G11	G12	g13	G14	G15	G16
I/O24R	I/O24L	I/O25L	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	I/O10L	I/O11L	I/O11R
h1	h2	нз	h4	H5	H6	<sup>H7</sup>	H8	н9	H10	H11	H12	h13	h14	H15	H16
I/O26l	I/O25R	I/O26R	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	I/O9r	IO9∟	I/O10R
J1	j2	јз	j4	J5	J6	<sub>J7</sub>	<sub>J8</sub>	<sup>J9</sup>	J10	J11	J12	j13	J14	j15	J16
I/O27L	I/O28R	I/O27R	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	I/O8R	I/O7r	I/O8∟
к1	к2	k3	k4	K5	к <sub>6</sub>	к7	ка	кэ	K10	K11	K12	k13	к14	к15	к16
I/O29R	I/O29L	I/O28L	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	I/O6r	I/O6L	І/О7∟
l1	l2	l3	l4	l5	L6	L7	L8	L9	L10	L11	l12	l13	l14	l15	l16
I/O30L	I/O31R	I/O30R	Vddqr	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddql	I/O5l	I/O4r	I/O5r
M1	м2	мз	m4	<sup>M5</sup>	M6	M7	M8	M9	M10	M11	M12	m13	<sup>M14</sup>	<sup>M15</sup>	M16
I/O32R	I/O32L	I/Oз1L	Vddqr	Vdd	Vdd	Vss	Vss	Vss	Vss	Vdd	Vdd	Vddql	I/O3r	I/O3∟	I/O4L
n1	n2	n3	№	n5	n6	n7	n8		N10	N11	n12	N13	n14	N15	n16
I∕O33L	I/O34R	I/O33r	PL/FTr	Vddqr	Vddqr	Vddql	Vddql		Vddqr	Vddql	Vddql	Vdd	I/O2l	I/O1R	I/O2r
Р1	p2	<sup>РЗ</sup>	P4	P5	P6	P7	P8	<sup>P9</sup>	P10	<sup>P11</sup>	P12	Р13	P14	p15	р16
I/O35R	I/O34L	TMS	<b>BA</b> 5R	BA2R	A10R	<b>A</b> 7R	BE1R	BE0R	CLKR	ADSr	<b>A</b> 6R	<b>А</b> ЗR	I/Ool	I/Oor	I/O1L
R1	<sup>R2</sup>	<sup>R3</sup>	<sup>R4</sup>	R5	R6	R7	r8	R9	<sup>R10</sup>	ri1	R12	R13	<sup>R14</sup>	<sup>R15</sup>	R16
I/O35L	NC	TRST	NC	BA4R	<b>BA</b> 1R	A9R	BE3r	CEOR	R/WR	Repeatr	<b>A</b> 4R	<b>A</b> 1R	OPTR	NC	NC
T1	T2	тз	T4	<sup>т5</sup>	t6	t7	t8	<sup>T9</sup>	T10	t11	T12	T13	T14	<sup>T15</sup>	<sup>T16</sup>
NC	TCK	NC	NC	ВАзг	BA0r	<b>A</b> 8R	BE2R	CE1R	OEr	CNTENR	<b>A</b> 5R	<b>A</b> 2R	<b>A</b> 0R	NC	NC

### NOTES:

1. All VDD pins must be connected to 3.3V power supply.

2. All VDDO pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).

3. All Vss pins must be connected to ground supply.

© 2019 Renesas Electronics Corporation

4. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.

5. This package code is used to reference the package diagram.

6. This text does not indicate orientation of the actual part-marking.

5626 drw 02d



Pin Configuration<sup>(1,2,3,4)</sup> (con't.)



### NOTES:

- 1. All VDD pins must be connected to 3.3V power supply.
- 2. All VDDD pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 28mm x 28mm x 3.5mm.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

### 70V7599S

### High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

### **Pin Names**

Left Port	Right Port	Names
CEOL, CE1L	CEOR, CE1R	Chip Enables
R/WL	R/Wr	Read/Write Enable
ŌĒL	ŌĒr	Output Enable
BAOL - BA5L	BAOR - BASR	Bank Address <sup>(4)</sup>
Aol - A10l	Aor - A10r	Address
1/Ool - 1/O35l	I/O0r - I/O35r	Data Input/Output
CLKL	CLKr	Clock
PL/FTL	PL/ <del>FT</del> r	Pipeline/Flow-Through
ADSL	<b>ADS</b> <sub>R</sub>	Address Strobe Enable
		Counter Enable
REPEATL	REPEATR	Counter Repeat <sup>(3)</sup>
BEOL - BE3L	<b>BE</b> OR - <b>BE</b> 3R	Byte Enables (9-bit bytes)
VDDQL	Vddqr	Power (I/O Bus) (3.3V or 2.5V) <sup>(1)</sup>
OPTL	OPTR	Option for selecting VDDax <sup>(1,2)</sup>
١	/dd	Power (3.3V) <sup>(1)</sup>
١	lss	Ground (0V)
-	TDI	Test Data Input
Т	DO	Test Data Output
1	CK	Test Logic Clock (10MHz)
Т	MS	Test Mode Select
T	RST	Reset (Initialize TAP Controller)

5626 tbl 01

**Commercial Temperature Range** 

### NOTES:

- 1. VDD, OPTx, and VDDox must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
- 2. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to VIH (3.3V), then that port's I/Os and controls will operate at 3.3V levels and VDDox must be supplied at 3.3V. If OPTx is set to VIL (0V), then that port's I/Os and address controls will operate at 2.5V levels and VDDox must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
- 3. When REPEAT x is asserted, the counter will reset to the last valid address loaded via ADS x.
- 4. Accesses by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory with the shared array that is not currently being accessed by the opposite port (i.e., BA0L BA5L ≠ BA0R BA5R). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the ports within that bank may be corrupted (in the case that either or both ports are writing) or may result in invalid output (in the case that both ports are trying to read).

70V7599S High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

## Truth Table I—Read/Write and Enable Control<sup>(1,2,3,4)</sup>

<del>OE</del> <sup>3</sup>	CLK	Ē	CE1	<b>BE</b> ₃	<b>BE</b> 2	<b>BE</b> 1	ĒĒ₀	R∕₩	Byte 3 I/O27-35	Byte 2 I/O18-26	Byte 1 I/O9-17	Byte 0 I/O0-8	MODE
Х	$\uparrow$	Н	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	High-Z	Deselected-Power Down
Х	$\uparrow$	Х	L	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	High-Z	Deselected-Power Down
Х	$\uparrow$	L	Н	Н	Н	Н	Н	Х	High-Z	High-Z	High-Z	High-Z	All Bytes Deselected
Х	$\uparrow$	L	Н	Н	Н	Н	L	L	High-Z	High-Z	High-Z	Din	Write to Byte 0 Only
Х	$\uparrow$	L	Н	Н	Н	L	Н	L	High-Z	High-Z	Din	High-Z	Write to Byte 1 Only
Х	$\uparrow$	L	Н	Н	L	Н	Н	L	High-Z	Din	High-Z	High-Z	Write to Byte 2 Only
Х	$\uparrow$	L	Н	L	Н	Н	Н	L	Din	High-Z	High-Z	High-Z	Write to Byte 3 Only
Х	$\uparrow$	L	Н	Н	Н	L	L	L	High-Z	High-Z	Din	Din	Write to Lower 2 Bytes Only
Х	$\uparrow$	L	Н	L	L	Н	Н	L	Din	Din	High-Z	High-Z	Write to Upper 2 bytes Only
Х	$\uparrow$	L	Н	L	L	L	L	L	Din	Din	Din	Din	Write to All Bytes
L	$\uparrow$	L	Н	Н	Н	Н	L	Н	High-Z	High-Z	High-Z	Dout	Read Byte 0 Only
L	$\uparrow$	L	Н	Н	Н	L	Н	Н	High-Z	High-Z	Dout	High-Z	Read Byte 1 Only
L	$\uparrow$	L	Н	Н	L	Н	Н	Н	High-Z	Dout	High-Z	High-Z	Read Byte 2 Only
L	$\uparrow$	L	Н	L	Н	Н	Н	Н	Dout	High-Z	High-Z	High-Z	Read Byte 3 Only
L	$\uparrow$	L	Н	Н	Н	L	L	Н	High-Z	High-Z	Dout	Dout	Read Lower 2 Bytes Only
L	$\uparrow$	L	Н	L	L	Н	Н	Н	Dout	Dout	High-Z	High-Z	Read Upper 2 Bytes Only
L	$\uparrow$	L	Η	L	L	L	L	Н	Dout	Dout	Dout	Dout	Read All Bytes
Η	Х	Х	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	High-Z	Outputs Disabled

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. ADS, CNTEN, REPEAT are set as appropriate for address access. Refers to Truth Table II for details.

3. OE is an asynchronous input signal.

4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

## Truth Table II—Address and Address Counter Control<sup>(1,2,7)</sup>

Address	Previous Address	Addr Used	CLK	ADS	CNTEN	REPEAT <sup>(6)</sup>	I/O <sup>3)</sup>	MODE
An	Х	An	$\uparrow$	L <sup>(4)</sup>	Х	Н	Dvo (n)	External Address Used
Х	An	An + 1	$\uparrow$	Н	L <sup>(5)</sup>	Н	D⊮o(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	$\uparrow$	Н	Н	Н	D⊮o(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Х	An	$\uparrow$	Х	Х	L <sup>(4)</sup>	Dvo <b>(0)</b>	Counter Set to last valid ADS load

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. Read and write operations are controlled by the appropriate setting of  $R/\overline{W}$ ,  $\overline{CE}_0$ , CE<sub>1</sub>,  $\overline{BE}_n$  and  $\overline{OE}$ .

3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.

4. ADS and REPEAT are independent of all other memory control signals including CE0, CE1 and BEn

5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other memory control signals including CEo, CE1, BEn.

6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded via ADS during initialization if desired. Any subsequent ADS access during operations will update the REPEAT address location.

7. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0. Refer to Timing Waveform of Counter Repeat, page 18. Care should be taken during operation to avoid having both counters point to the same bank (i.e., ensure BAoL - BA5L ≠ BA0R - BA5R), as this condition will invalidate the access for both ports. Please refer to the functional description on page 19 for details.

5626 tbl 03

Commercial Temperature Range

5626 tbl 02

#### 70V7599S High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

## Recommended Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature	GND	Vdd
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 150mV
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 150mV

NOTE:

1. This is the parameter TA. This is the "instant on" case temperature.

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
Vterm <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Tbias	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-65 to +150	٥C
Ιουτ	DC Output Current	50	mA
NOTES			5626 tbl 06

### NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed VDD + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  VDD + 150mV.

# Recommended DC Operating Conditions with VDDQ at 2.5V

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vdd	Core Supply Voltage	3.15	3.3	3.45	۷
VDDQ	I/O Supply Voltage <sup>(3)</sup>	2.4	2.5	2.6	V
Vss	Ground	0	0	0	V
V⊮	Input High Voltage (Address & Control Inputs)	1.7	_	Vddq + 100mV <sup>(2)</sup>	V
Vih	Input High Voltage - I/O <sup>(3)</sup>	1.7	_	$V_{DDQ} + 100 mV^{(2)}$	V
Vil	Input Low Voltage	-0.3(1)		0.7	V

### NOTES:

5626 tbl 04

1. Undershoot of VIL  $_{\geq}$  -1.5V for pulse width less than 10ns is allowed.

- 2. VTERM must not exceed VDDQ + 100mV.
- To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIL (0V), and VDDox for that port must be supplied as indicated above.

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vdd	Core Supply Voltage	3.15	3.3	3.45	V
VDDQ	I/O Supply Voltage <sup>(3)</sup>	3.15	3.3	3.45	V
Vss	Ground	0	0	0	V
Vih	Input High Voltage (Address & Control Inputs) <sup>(3)</sup>	2.0	_	Vddq + 150mV <sup>(2)</sup>	V
V⊪	Input High Voltage - I/O <sup>(3)</sup>	2.0	_	VDDQ + 150mV <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.3(1)	_	0.8	V

# Recommended DC Operating Conditions with VDDQ at 3.3V

NOTES:

- 1. Undershoot of V  $\scriptscriptstyle L \geq$  -1.5V for pulse width less than 10ns is allowed.
- 2. VTERM must not exceed VDDQ + 150mV.
- 3. To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIH (3.3V), and VDDOX for that port must be supplied as indicated above.

5626 tb1 05a

5626 thl 05h

## 70V7599S

### High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

## Capacitance<sup>(1)</sup>

 $(TA = +25^{\circ}C, F = 1.0MHz) PQFP ONLY$ 

	Symbol	Parameter	Conditions <sup>(2)</sup>	Мах.	Unit
	Cin	Input Capacitance	VIN = 3dV	8	pF
ſ	Cout <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10.5	pF
					5626 tbl 07

NOTES:

1. These parameters are determined by device characterization, but are not production tested.

2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

3. COUT also references CI/O.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 3.3V \pm 150 \text{mV}$ )

			70V7	/599S	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current <sup>(1)</sup>	$V_{DDQ} = Max., V_{IN} = 0V$ to $V_{DDQ}$		10	μA
ILO	Output Leakage Current <sup>(1)</sup>	$\overline{CE}_0$ = ViH or CE1 = ViL, Vout = 0V to VDDQ		10	μA
Vol (3.3V)	Output Low Voltage <sup>(2)</sup>	IOL = +4mA, $VDDQ = Min$ .		0.4	V
Voн (3.3V)	Output High Voltage <sup>(2)</sup>	IOH = -4mA, VDDQ = Min.	2.4	_	V
Vol (2.5V)	Output Low Voltage <sup>(2)</sup>	IOL = +2mA, $VDDQ = Min$ .		0.4	V
Voн (2.5V)	Output High Voltage <sup>(2)</sup>	IOH = -2mA, VDDQ = Min.	2.0	_	V

NOTES:

1. At VDD  $\leq$  2.0V leakages are undefined.

2. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to p.5 for details.

5626 tbl 08

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(5)</sup> ( $V_{DD} = 3.3V \pm 150 \text{mV}$ )

						9S200 <sup>(7)</sup> Only	70V7599S166 <sup>(6)</sup> Com'l & Ind		70V7599S133 Com'l & Ind		
Symbol	Parameter	Test Condition	Versio	on	Тур. <sup>(4)</sup>	Мах.	Тур. <sup>(4)</sup>	Мах.	Тур. <sup>(4)</sup>	Max.	Unit
IDD	Dynamic Operating	$\overline{CE}_{L}$ and $\overline{CE}_{R}=$ VIL,	COM'L	S	815	950	675	790	550	645	mA
	Current (Both Ports Active)	Outputs Disabled, f = fMAX <sup>(1)</sup>	IND	S		_	675	830	550	675	
ISB1	Standby Current	$\overline{CE}L = \overline{CER} = VIH$	COM'L	S	340	410	275	340	250	295	mA
	(Both Ports - TTL Level Inputs)	$f = fMAX^{(1)}$	IND	S			275	355	250	310	
ISB2	Standby Current	$\overline{CE}$ "A" = VIL and $\overline{CE}$ "B" = VIH <sup>(3)</sup>	COM'L	S	690	770	515	640	460	520	mA
	(One Port - TTL Level Inputs)	Active Port Outputs Disabled, f=fMAX <sup>(1)</sup>	IND	S			515	660	460	545	
ISB3	Full Standby Current	Both Ports $\overline{CE}L$ and $\overline{CE}R \ge VDDQ - 0.2V$ ,	COM'L	S	10	30	10	30	10	30	mA
	(Both Ports - CMOS Level Inputs)	VIN $\geq$ VDDQ - 0.2V or VIN $\leq$ 0.2V, f = 0 <sup>(2)</sup>	IND	S			10	40	10	40	
ISB4	Full Standby Current (One Port - CMOS	$\overline{CE}$ "A" $\leq 0.2V$ and $\overline{CE}$ "B" $\geq VDDQ - 0.2V^{(5)}$ VIN $\geq VDDQ - 0.2V$ or VIN $\leq 0.2V$ ,	COM'L	S	690	770	515	640	460	520	mA
	Level Inputs)	Active Port, Outputs Disabled, f = fMAX <sup>(1)</sup>	IND	S		_	515	660	460	545	
	-	•	•		-	•	-	-	•	- 56	626 tbl 09

NOTES:

1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. VDD = 3.3V,  $TA = 25^{\circ}C$  for Typ, and are not production tested. IDD DC(f=0) = 120mA (Typ).
- 5.  $\overline{CE}x = VIL$  means  $\overline{CE}ox = VIL$  and  $CE_{1X} = VIH$
- $\overline{CE}x = VIH \text{ means } \overline{CE}ox = VIH \text{ or } CE1x = VIL$
- $\overline{\underline{CE}}x \leq 0.2V$  means  $\overline{\overline{CE}}\textsc{oss} \leq \underline{0.2}V$  and  $CE\textsc{1}x \geq V\textsc{dd}$  0.2V
- $\overline{CE}x \ge V$ DDQ 0.2V means  $\overline{CE}$ OX  $\ge V$ DDQ 0.2V or CE1X  $\le 0.2V$
- "X" represents "L" for left port or "R" for right port.
- 6. 166MHz Industrial Temperature not available in BF208 package.
- 7. This speed grade available when VDDQ = 3.3.V for a specific port (i.e., OPTx = VIH). This speed grade available in BC256 package only.



Figure 3. Typical Output Derating (Lumped Capacitive Load).

### 70V7599S

High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

# AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)<sup>(2)</sup> (V<sub>DD</sub> = $3.3V \pm 150$ mV, TA = 0°C to +70°C)

	Parameter	70V759 Com	70V7599S200 <sup>(5)</sup> Com'l Only		70V7599S166 <sup>(3,4)</sup> Com'l & Ind		70V7599S133 <sup>(3)</sup> Com'l & Ind	
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(1)</sup>	15	—	20	—	25	_	ns
tCYC2	Clock Cycle Time (Pipelined) <sup>(1)</sup>	5	—	6	—	7.5	—	ns
tCH1	Clock High Time (Flow-Through) <sup>(1)</sup>	5	—	6	—	7	—	ns
tCL1	Clock Low Time (Flow-Through) <sup>(1)</sup>	5	—	6	—	7	—	ns
tCH2	Clock High Time (Pipelined) <sup>(2)</sup>	2.0	_	2.1	_	2.6	_	ns
tCL2	Clock Low Time (Pipelined) <sup>(1)</sup>	2.0	_	2.1	_	2.6	_	ns
tR	Clock Rise Time		1.5	_	1.5		1.5	ns
tF	Clock Fall Time		1.5	_	1.5	_	1.5	ns
tsa	Address Setup Time	1.5	_	1.7	_	1.8	_	ns
tha	Address Hold Time	0.5	_	0.5	_	0.5		ns
tsc	Chip Enable Setup Time	1.5	_	1.7	_	1.8		ns
thc	Chip Enable Hold Time	0.5	_	0.5	_	0.5	_	ns
tsв	Byte Enable Setup Time	1.5	_	1.7	_	1.8	_	ns
tнв	Byte Enable Hold Time	0.5	_	0.5	_	0.5	_	ns
tsw	R/W Setup Time	1.5	_	1.7	_	1.8	_	ns
tHW	R/W Hold Time	0.5	_	0.5	_	0.5	_	ns
tsp	Input Data Setup Time	1.5	_	1.7	_	1.8	_	ns
thd	Input Data Hold Time	0.5	_	0.5	_	0.5	_	ns
tsad	ADS Setup Time	1.5	_	1.7	_	1.8	_	ns
thad	ADS Hold Time	0.5	_	0.5	_	0.5		ns
tscn	CNTEN Setup Time	1.5	_	1.7	_	1.8		ns
then	CNTEN Hold Time	0.5	_	0.5	_	0.5		ns
<b>İ</b> SRPT	REPEAT Setup Time	1.5	—	1.7	_	1.8	—	ns
<b>THRPT</b>	REPEAT Hold Time	0.5	_	0.5	_	0.5	_	ns
toe	Output Enable to Data Valid		4.0	_	4.0		4.2	ns
tolz	Output Enable to Output Low-Z	0.5	_	0.5	_	0.5	_	ns
toнz	Output Enable to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tCD1	Clock to Data Valid (Flow-Through) <sup>(1)</sup>		10	_	12	_	15	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(1)</sup>	—	3.4	_	3.6	_	4.2	ns
tDC	Data Output Hold After Clock High	1	—	1	_	1	_	ns
tскнz	Clock High to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tcklz.	Clock High to Output Low-Z	0.5	—	0.5	—	0.5	—	ns
Port-to-Port D	- Delay		-	-	-	-	-	-
tco	Clock-to-Clock Offset	5.0	_	6.0	_	7.5	_	ns

1. The Pipelined output parameters (tcvc2, tcb2) apply to either or both left and right ports when  $\overline{FT}$ /PIPEx = VIH. Flow-through parameters (tcvc1, tcb1) apply when  $\overline{FT}$ /PIPEx = VIL for that port.

2. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.

3. These values are valid for either level of VDDQ (3.3V/2.5V). See page 5 for details on selecting the desired operating voltage levels for each port.

4. 166MHz Industrial Temperature not available in BF-208 package.

5. This speed grade available when VDDQ = 3.3.V for a specific port (i.e., OPTx = VIH). This speed grade available in BC256 package only.

### 70V7599S High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

# Timing Waveform of Read Cycle for Pipelined Operation (**ADS** Operation) (**FT**/PIPE'x' = VIH)<sup>(2)</sup>







### NOTES:

- 1.  $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 2.  $\overline{\text{ADS}} = \text{VIL}, \overline{\text{CNTEN}} \text{ and } \overline{\text{REPEAT}} = \text{VIH}.$
- 3. The output is disabled (High-Impedance state) by  $\overline{CE}_0 = V_{IH}$ ,  $CE_1 = V_{IL}$ ,  $\overline{BE}_n = V_{IH}$  following the next rising edge of the clock. Refer to Truth Table 1.
- 4. Addresses do not have to be accessed sequentially since  $\overline{\text{ADS}} = \text{Vil}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. If BEn was HIGH, then the appropriate Byte of DATAout for Qn + 2 would be disabled (High-Impedance state).
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.





5626 drw 08

Timing Waveform of a Multi-Device Flow-Through Read<sup>(1,2)</sup>



### NOTES:

- 1. B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V7599 for this waveform,
- and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{\text{BE}}_{n}$ ,  $\overline{\text{OE}}$ , and  $\overline{\text{ADS}} = \text{VIL}$ ;  $\overline{\text{CE1(B1)}}$ ,  $\overline{\text{CE1(B2)}}$ ,  $\overline{\text{R/W}}$ ,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{REPEAT}} = \text{VIL}$ .

### 70V7599S High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

**Commercial Temperature Range** 

Timing Waveform of Port A Write to Pipelined Port B Read<sup>(1,2,4)</sup>



### NOTES:

- 1.  $\overline{CE}_{0}$ ,  $\overline{BE}_{n}$ , and  $\overline{ADS} = VIL$ ; CE1,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = VIH$ .
- 2.  $\overline{OE} = V_{IL}$  for Port "B", which is being read from.  $\overline{OE} = V_{IH}$  for Port "A", which is being written to.
- 3. If tco < minimum specified, then operations from both ports are INVALID. If tco ≥ minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + tcyc2 + tcp2).
- 4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"



1.  $\overline{CE}_{0}$ ,  $\overline{BE}_{n}$ , and  $\overline{ADS}$  = VIL; CE1,  $\overline{CNTEN}$ , and  $\overline{REPEAT}$  = VIH.

 $\overline{OE}$  = VIL for the Right Port, which is being read from.  $\overline{OE}$  = VIH for the Left Port, which is being written to. 2.

- 3. If tco < minimum specified, then operations from both ports are INVALID. If tco ≥ minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcp1).
- 4 All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".



# Timing Waveform of Pipelined Read-to-Write-to-Read



### NOTES:

- Output state (High, Low, or High-impedance) is determined by the previous cycle control signals. 1.
- CEo, BEn, and ADS = VIL; CE1, CNTEN, and REPEAT = VIH. "NOP" is "No Operation". 2.
- 3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.

# Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)<sup>(2)</sup>



1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.

- $\overline{CE}_0$ ,  $\overline{BE}_n$ , and  $\overline{ADS} = VIL$ ; CE1,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = VIH$ . 2.
- 3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.

This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows. 4





**Commercial Temperature Range** 





Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)<sup>(2)</sup>



NOTES:

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.

- 2. CEo, BEn, and ADS = VIL; CE1, CNTEN, and REPEAT = VIH.
- 3. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.



**Commercial Temperature Range** 

Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>



Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>



### NOTES:

1.  $\overline{CE}_{0}$ ,  $\overline{OE}_{}$ ,  $\overline{BEn} = VIL$ ; CE1, R/W, and  $\overline{REPEAT} = VIH$ .

2. If there is no address change via  $\overline{ADS} = V_{IL}$  (loading a new address) or  $\overline{CNTEN} = V_{IL}$  (advancing the address), i.e.  $\overline{ADS} = V_{IH}$  and  $\overline{CNTEN} = V_{IH}$ , then the data output remains constant for subsequent clocks.



Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs)<sup>(1,6)</sup>



Timing Waveform of Counter Repeat for Flow Through Mode<sup>(2,6,7)</sup>



### NOTES:

1.  $\overline{CE}_{0}$ ,  $\overline{BE}_{n}$ , and  $R/\overline{W} = VIL$ ; CE1 and  $\overline{REPEAT} = VIH$ .

- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. No dead cycle exists during REPEAT operation. A READ or WRITE cycle may be coincidental with the counter REPEAT cycle: Address loaded by last valid ADS load will be accessed. For more information on REPEAT function refer to Truth Table II.
- 5. CINTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.
- 6. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0.
- 7. For Pipelined Mode user should add 1 cycle latency for outputs as per timing waveform of read cycle for pipelined operations.

<sup>2.</sup>  $\overline{CE}$ 0,  $\overline{BE}$ n = VIL; CE1 = VIH.

### 70V7599S High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

## **Functional Description**

The IDT70V7599 is a high-speed 128Kx36 (4 Mbit) synchronous Bank-Switchable Dual-Ported SRAM organized into 64 independent 2Kx36 banks. Based on a standard SRAM core instead of a traditional true dual-port memory core, this bank-switchable device offers the benefits of increased density and lower cost-per-bit while retaining many of the features of true dual-ports. These features include simultaneous, random access to the shared array, separate clocks per port, 166 MHz operating speed, full-boundary counters, and pinouts compatible with the IDT70V3599 (128Kx36) dual-port family.

The two ports are permitted independent, simultaneous access into separate banks within the shared array. Access by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory with the shared array that is not currently being accessed by the opposite port (i.e., BAOL - BA5L  $\neq$  BAOR - BA5R). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the ports within that bank may be corrupted (in the case that either or both ports are writing) or may result in invalid output (in the case that both ports are trying to read).

The IDT70V7599 provides a true synchronous Dual-Port Static RAM

interface. Registered inputs provide minimal setup and hold times on address, data and all critical control inputs.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on  $\overline{CE}_0$  or a LOW on CE1 for one clock cycle will power down the internal circuitry on each port (individually controlled) to reduce static power consumption. Dual chip enables allow easier banking of multiple IDT70V7599S for depth expansion configurations. Two cycles are required with  $\overline{CE}_0$  LOW and CE1 HIGH to read valid data on the outputs.

## Depth and Width Expansion

The IDT70V7599 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V7599 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 72-bits or wider.



### NOTE:

1. In the case of depth expansion, the additional address pin logically serves as an extension of the bank address. Accesses by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory within the shared array that is not currently being accessed by the opposite port (i.e., BAoL - BAoL ≠ BAoR - BAoR). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the parts within that bank may be corrupted (in the case that either or both parts are writing) or may result in invalid output (in the case that both ports are trying to read).

### 70V7599S High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

## JTAG Timing Specifications



### NOTES:

1. Device inputs = All device inputs except TDI, TMS, TRST, and TCK.

2. Device outputs = All device outputs except TDO.

		70V7599		
Symbol	Parameter	Min.	Мах.	Units
ticyc	JTAG Clock Input Period	100	_	ns
рсн	JTAG Clock HIGH	40		ns
tJCL	JTAG Clock Low	40		ns
UR	JTAG Clock Rise Time	_	3(1)	ns
UF	JTAG Clock Fall Time	_	3(1)	ns
<b>U</b> RST	JTAG Reset	50		ns
tursr	JTAG Reset Recovery	50		ns
ticd	JTAG Data Output		25	ns
tudc	JTAG Data Output Hold	0		ns
tıs	JTAG Setup	15		ns
tн	JTAG Hold	15		ns

## JTAG AC Electrical Characteristics<sup>(1,2,3,4)</sup>

### NOTES:

1. Guaranteed by design.

2. 30pF loading on external output signals.

3. Refer to AC Electrical Test Conditions stated earlier in this document.

4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

5626 tbl 12

70V7599S

High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

**Commercial Temperature Range** 

## Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x308	Defines IDT part number
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

5626 tbl 13

5626 tbl 15

## Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note (3)

5626 tbl 14

## System Interface Parameters

Instruction	Code	Description
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs <sup>(1)</sup> . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	0011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs <sup>(2)</sup> and outputs <sup>(1)</sup> to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	All other codes	Several combinations are reserved. Do not use codes other than those identified above.

NOTES:

1. Device outputs = All device outputs except TDO.

2. Device inputs = All device inputs except TDI, TMS, TRST, and TCK.

3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

### 70V7599S High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

5626 drw 22

## Ordering Information



NOTES:

1. Available in BC256 package only.

LEAD FINISH (SnPb) parts are Obsolete excluding BGA & fpBGA. Product Discontinuation Notice - PDN# SP-17-02 Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70V7599S133BC	BC256	CABGA	С
	70V7599S133BC8	BC256	CABGA	С
	70V7599S133BF	BF208	CABGA	С
	70V7599S133BF8	BF208	CABGA	С
166	70V7599S166BC	BC256	CABGA	С
	70V7599S166BC8	BC256	CABGA	С
	70V7599S166BF	BF208	CABGA	С
	70V7599S166BF8	BF208	CABGA	С
200	70V7599S200BC	BC256	CABGA	С
	70V7599S200BC8	BC256	CABGA	С

## Orderable Part Information

### 70V7599S High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM

**Commercial Temperature Range** 

## Datasheet Document History:

01/05/00:	Initial Public Offering
10/19/01:	Page 2, 3 & 4 Added date revision for pin configurations
	Page 9 Changed Isp3 values for commercial and industrial DC Electrical Characteristics
	Page 11 Changed to Evalue in AC Electrical Characteristics, please refer to Errata #SMEN-01-05
	Page 20 Increased tuch from 20ns to 25ns, please refer to Errata #SMEN-01-04
	Page 1 & 22 Replaced ™ logo with ® logo
03/18/02:	Page 1, 9, 11 & 22 Added 200MHz specification
	Page 9 Tightened power numbers in DC Electrical Characteristics
	Page 14 Changed waveforms to show INVALID operation if tco < minimum specified
	Page 1 - 22 Removed "Preliminary" status
12/04/02:	Page 9, 11 & 22 Designated 200 Mhz speed grade available in BC-256 package only
01/16/04:	Page 11 Added byte enable setup time and byte enable hold time parameters and values to all speed grades in the AC Electrical
	Characteristics Table
07/25/08:	Page 9 Corrected a typo in the DC Chars table
01/29/09:	Page 22 Removed "IDT" from orderable part number
06/03/15:	Page 1 Added Green availability to Features
	Page 2 , 3, 4 & 22 The package codes for BF-208 changed to BF208, BC-256 changed to BC256, and DR-208
	changed to DR208 respectively to match the standard package codes
	Page 2, 3 & 4 Removed the date from all of the pin configurations BF208, BC256 & DR208
	Page 22 Added Green and T&R indicators and the correlating footnotes to Ordering Information
06/22/18:	Product Discontinuation Notice - PDN# SP-17-02
	Last time buy expires June 15, 2018
10/15/19:	Page 1 & 22 Deleted obsolete 166/133MHz Industrial speed grades & DR208 PQFP package code
	Page 22 Added Orderable Part Information
10/31/19:	Page 22 Corrected "ns" to "MHz" in the header of the Orderable Part Information table