


## HIGH-SPEED 3.3V 32K x 18 SYNCHRONOUS PIPELINED OBSOLETE PART **DUAL-PORT STATIC RAM**

# IDT70V9379L

### Features:

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 7.5/9/12ns (max.)
- Low-power operation
  - IDT70V9379L Active: 500mW (typ.) Standby: 1.5mW (typ.)
- Flow-Through or Pipelined output mode on either port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic

- Full synchronous operation on both ports
  - 4ns setup to clock and 0ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 7.5ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 12ns cycle time, 83MHz operation in Pipelined output mode
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- LVTTL- compatible, single 3.3V (±0.3V) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 128-pin Thin Quad Flatpack (TQFP)




**JANUARY 2009** 

### **Description:**

The IDT70V9379 is a high-speed 32K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70V9379 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{\text{CE}}\text{O}$  and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 500mW of power.



This package code is used to reference the package diagram. This text does not indicate orientation of the actual part-marking.

### **Pin Names**

Left Port	Right Port	Names		
ŌĒ0L, CE1L	ŌĒ0R, CE1R	Chip Enables		
R/WL	R/W̄R	Read/Write Enable		
ŌĒL	<del>OE</del> R	Output Enable		
A0L - A14L	A0R - A14R	Address		
I/O0L - I/O17L	I/O0R - I/O17R	Data Input/Output		
CLKL	CLKR	Clock		
ŪBL	<del>UB</del> R	Upper Byte Select		
<u>IB</u> ∟	<b>ŪB</b> R	Lower Byte Select		
ADSL	<b>AD</b> SR	Address Strobe Enable		
CNTENL	<u>CNTEN</u> R	Counter Enable		
CNTRSTL	<del>CNTRST</del> R	Counter Reset		
FT/PIPEL	FT/PIPER	Flow-Through / Pipeline		
V	CC	Power		
G	ND	Ground		

4857 tbl 01

# Truth Table I—Read/Write and Enable Control(1,2,3)

ŌĒ	CLK	<u>CE</u> ₀	CE <sub>1</sub>	ŪB	<u>ГВ</u>	R/ <b>W</b>	Upper Byte I/O <sub>9-17</sub>	Lower Byte I/O <sub>0-8</sub>	MODE
Χ	<b>↑</b>	Н	Χ	Χ	Χ	Χ	High-Z	High-Z	Deselected-Power Down
Χ	<b>↑</b>	Χ	L	Χ	Χ	Χ	High-Z	High-Z	Deselected-Power Down
Х	<b>↑</b>	L	Н	Н	Н	Χ	High-Z	High-Z	Both Bytes Deselected
Χ	<b>↑</b>	L	Н	L	Н	L	DATAIN	High-Z	Write to Upper Byte Only
Χ	<b>↑</b>	L	Н	Н	L	L	High-Z	DATAIN	Write to Lower Byte Only
Χ	<b>↑</b>	L	Н	L	L	L	DATAIN	DATAIN	Write to Both Bytes
L	<b>↑</b>	L	Н	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	<b>↑</b>	L	Н	Н	L	Н	High-Z	DATAout	Read Lower Byte Only
L	<b>↑</b>	L	Н	L	L	Н	DATAout	DATAout	Read Both Bytes
Н	Χ	L	Н	L	L	Χ	High-Z	High-Z	Outputs Disabled

4857 tbl 02

- NOTES:
  1. "H" = VIH, "L" = VIL, "X" = Don't Care.
  2. ADS, CNTEN, CNTRST = X.
  3. OE is an asynchronous input signal.

## Truth Table II—Address Counter Control(1,2,6)

Address	Previous Address	Addr Used	CLK	ĀDS	CNTEN	CNTRST	I/O <sup>(3)</sup>	MODE
Х	Х	0	<b>↑</b>	Χ	Χ	L	Dvo(0)	Counter Reset to Address 0
An	Х	An	<b>↑</b>	L <sup>(4)</sup>	Χ	Н	Dvo(n)	External Address Loaded into Counter
An	Ар	Ар	<b>↑</b>	Н	Н	Н	Dvo(p)	External Address Blocked—Counter disabled (Ap reused)
Х	Ар	Ap + 1	<b>↑</b>	Н	L <sup>(5)</sup>	Н	DI/O(p+1)	Counter Enabled—Internal Address generation

NOTES:

4857 tbl 03

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2.  $\overline{CE}_0$ ,  $\overline{LB}$ ,  $\overline{UB}$ , and  $\overline{OE}$  = VIL; CE1 and R/ $\overline{W}$  = VIH.
- 3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. ADS is independent of all other signals including CEo, CE1, UB and LB.
- 5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo, CE1, UB and LB.
- 6. While an external address is being loaded  $(\overline{ADS} = V_{IL})$ ,  $R\overline{W} = V_{IH}$  is recommended to ensure data is not written arbitrarily.

# Recommended Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature <sup>(2)</sup>	GND	Vcc
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V

NOTES:

4857 tbl 04

- Industrial temperature: for specific speeds, packages and powers contact your sales office.
- 2. This is the parameter Ta. This is the "instant on" case temperature.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.0V	_	Vcc+0.3V <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>		0.8	V

4857 tbl 05

#### NOTES:

- 1.  $V_{IL} \ge -1.5V$  for pulse width less than 10 ns.
- 2. VTERM must not exceed Vcc +0.3V.

## Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +150	°C
Іоит	DC Output Current	50	mA

#### NOTES:

4857 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
  cause permanent damage to the device. This is a stress rating only and functional
  operation of the device at these or any other conditions above those indicated
  in the operational sections of this specification is not implied. Exposure to absolute
  maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc +0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  Vcc + 0.3V.

## Capacitance<sup>(1)</sup>

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10	pF

#### NOTES:

4857 tbl 07

- 1. These parameters are determined by device characterization, but are not production tested.
- 2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references Ci/o.

## **DC Electrical Characteristics Over the Operating** Temperature and Supply Voltage Range (Vcc = 3.3V ± 0.3V)

				70V9379L		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
Iu	Input Leakage Current <sup>(1)</sup>	Vcc = 3.6V, $VIN = 0V$ to $Vcc$	_	5	μΑ	
lıo	Output Leakage Current	$\overline{CE}$ = ViH or CE1 = ViL, VouT = 0V to Vcc	ı	5	μΑ	
Vol	Output Low Voltage	IoL = +4mA	-	0.4	V	
Voh	Output High Voltage	IOH = -4mA	2.4		V	

NOTE:

4857 tbl 08

# DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range<sup>(3,6)</sup> ( $Vcc = 3.3V \pm 0.3V$ )

•		pry ronago na				70V9379L7 Com'l Only		70V9379L9 Com'l Only		70V9379L12 Com'l Only	
Symbol	Parameter	Test Condition	Versio	n	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit
Icc	Dynamic Operating	CEL and CER= VIL,	COM'L	L	200	310	180	260	150	230	mA
	Current (Both Ports Active)	Outputs Disabled, f = fMAX <sup>(1)</sup>	IND	L			-				]
ISB1	Standby Current	$\overline{CEL} = \overline{CER} = VIH$	COM'L	L	65	130	50	100	40	80	mA
	(Both Ports - TTL Level Inputs)	$f = fMAX^{(1)}$	IND	L	_	_					
ISB2	Standby Current (One Port - TTL Level Inputs)	it (One TE'B" = VIH <sup>(5)</sup> Active Port Outputs	COM'L	L	140	245	110	190	100	175	mA
			IND	L	_	_		_	_	_	
ISB3	Full Standby	Both Ports CEL and	COM'L	L	0.4	3.0	0.4	3.0	0.4	3.0	mA
	Current (Both Ports - CMOS Level Inputs)	rts - CMOS $VIN \ge VCC - 0.2V$ or	IND	L	_	_		_	_	_	
ISB4	Full Standby	<u>CE</u> "A" ≤ 0.2V and	COM'L	L	130	235	100	180	90	165	mA
Current (One Port - CMOS Level Inputs)	Port - CMOS	$\begin{array}{ll} \overline{\text{CE}}\text{-B"} & \geq \text{VCC} - 0.2\text{V}^{(5)} \\ \text{VN} & \geq \text{VCC} - 0.2\text{V or} \\ \text{VN} & \leq 0.2\text{V, Active Port,} \\ \text{Outputs Disabled, f} & = \text{fMAX}^{(1)} \end{array}$	IND	L	_						

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 3.3V,  $TA = 25^{\circ}C$  for Typ, and are not production tested.  $Icc \ Dc(f=0) = 90mA$  (Typ).
- 5.  $\overline{CE}x = V_{IL} \text{ means } \overline{CE}_{OX} = V_{IL} \text{ and } CE_{1X} = V_{IH}$   $\overline{CE}x = V_{IH} \text{ means } \overline{CE}_{OX} = V_{IH} \text{ or } CE_{1X} = V_{IL}$ 

  - $\overline{\text{CE}}\text{x} \leq 0.2 \text{V}$  means  $\overline{\text{CE}}\text{ox} \leq 0.2 \text{V}$  and CE1x  $\geq$  Vcc 0.2V
  - $\overline{\text{CE}}\text{x} \ge \text{Vcc}$  0.2V means  $\overline{\text{CE}}\text{ox} \ge \text{Vcc}$  0.2V or  $\text{CE}\text{1x} \le 0.2\text{V}$
  - "X" represents "L" for left port or "R" for right port.
- 6. Industrial temperature: for specific speeds, packages and powers contact your sales office.

<sup>1.</sup> At Vcc ≤ 2.0V input leakages are undefined.

### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

4857 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz).
\*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

# AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3,4)}$ (Vcc = 3.3V ± 0.3V, TA = 0°C to +70°C)


		70V9 Com	9379L7 'I Only	70V9379L9 Com'l Only		70V9379L12 Com'l Only			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	22	_	25		30		ns	
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	12	_	15		20		ns	
tcH1	Clock High Time (Flow-Through)(2)	7.5	_	12		12		ns	
ta_1	Clock Low Time (Flow-Through) <sup>(2)</sup>	7.5	_	12	_	12		ns	
tch2	Clock High Time (Pipelined) <sup>(2)</sup>	5	_	6		8		ns	
ta_2	Clock Low Time (Pipelined) <sup>(2)</sup>	5	_	6		8		ns	
tr	Clock Rise Time		3	_	3	_	3	ns	
tF	Clock Fall Time		3	_	3	_	3	ns	
tsa	Address Setup Time	4	_	4	_	4		ns	
tha	Address Hold Time	0		1		1		ns	
tsc	Chip Enable Setup Time	4	_	4	_	4		ns	
thc	Chip Enable Hold Time	0	_	1		1		ns	
tsw	R/W Setup Time	4	_	4		4		ns	
thw	R/W Hold Time	0	_	1	_	1		ns	
tsd	Input Data Setup Time	4	_	4		4		ns	
thd	Input Data Hold Time	0	_	1	_	1		ns	
tsad	ADS Setup Time	4	_	4		4		ns	
thad	ADS Hold Time	0	_	1	_	1		ns	
tscn	CNTEN Setup Time	4	_	4		4		ns	
thon	CNTEN Hold Time	0	_	1		1		ns	
tsrst	CNTRST Setup Time	4	_	4		4		ns	
thrst	CNTRST Hold Time	0	_	1		1		ns	
toe	Output Enable to Data Valid		9		12	_	12	ns	
tolz	Output Enable to Output Low-Z <sup>(1)</sup>	2		2		2		ns	
tонz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	1	7	ns	
tcd1	Clock to Data Valid (Flow-Through) <sup>(2)</sup>		18		20	_	25	ns	
tCD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>		7.5		9	_	12	ns	
toc	Data Output Hold After Clock High	2		2		2		ns	
tckhz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	ns	
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2	_	2		2		ns	
Port-to-Port D	Delay								
tcwdd	Write Port Clock High to Read Data Delay		28	_	35	_	40	ns	
tocs	Clock-to-Clock Setup Time		10		15	_	15	ns	

#### NOTES:


4857 tbl 11

- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.
- 2. The Pipelined output parameters (tcyc2, tcp2) apply to either or both the Left and Right ports when FT/PIPE = VIH. Flow-through parameters (tcyc1, tcp1) apply when FT/PIPE = VIL for that port.
- 3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER, and FT/PIPEL.
- 4. Industrial temperature: for specific speeds, packages and powers contact your sales office.

# Timing Waveform of Read Cycle for Flow-Through Output $(\overline{FT}/PIPE"x" = VIL)^{(3,7)}$




# Timing Waveform of Read Cycle for Pipelined Operation $(\overline{FT}/PIPE"x" = VIH)^{(3,7)}$




- NOTES:
- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3.  $\overline{ADS} = VIL$ ,  $\overline{CNTEN}$  and  $\overline{CNTRST} = VIH$ .
- 4. The output is disabled (High-Impedance state) by  $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$ ,  $\overline{\text{CE}}_1 = \text{V}_{\text{IL}}$ ,  $\overline{\text{UB}} = \text{V}_{\text{IH}}$ , or  $\overline{\text{LB}} = \text{V}_{\text{IH}}$  following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. If  $\overline{\sf UB}$  or  $\overline{\sf LB}$  was HIGH, then the Upper Byte and/or Lower Byte of DATAout for Qn + 2 would be disabled (High-Impedance state).
- 7. "X' here denotes Left or Right port. The diagram is with respect to that port.

## Timing Waveform of a Bank Select Pipelined Read (1,2)




## Timing Waveform with Port-to-Port Flow-Through Read (4,5,7)




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9379 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{\text{UB}}$ ,  $\overline{\text{LB}}$ ,  $\overline{\text{OE}}$ , and  $\overline{\text{ADS}}$  = VIL; CE1(B1), CE1(B2), R/W, CNTEN, and CNTRST = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. \( \overline{CE}\_0, \overline{UB}, \overline{LB}, \) and \( \overline{ADS} = VIL; \) CE1, \( \overline{CNTEN}, \) and \( \overline{CNTRST} = VIH. \)
   5. \( \overline{OE} = VIL \) for the Right Port, which is being read from. \( \overline{OE} = VIH \) for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb. If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

## Timing Waveform of Pipelined Read-to-Write-to-Read (OE = VIL)(3)




# Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{\text{CE}}_0$ ,  $\overline{\text{UB}}$ ,  $\overline{\text{LB}}$ , and  $\overline{\text{ADS}}$  = V<sub>IL</sub>;  $\overline{\text{CE}}_1$ ,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{CNTRST}}$  = V<sub>IH</sub>. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

## Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** = VIL)<sup>(3)</sup>




# Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)<sup>(3)</sup>




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL;  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS}$  = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

## Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




## Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>




- 1.  $\overline{CE}_0$ ,  $\overline{OE}$ ,  $\overline{UB}$ , and  $\overline{LB}$  = VIL; CE1, R/ $\overline{W}$ , and  $\overline{CNTRST}$  = VIH.
- 2. If there is no address change via  $\overline{ADS} = VIL$  (loading a new address) or  $\overline{CNTEN} = VIL$  (advancing the address), i.e.  $\overline{ADS} = VIH$  and  $\overline{CNTEN} = VIH$ , then the data output remains constant for subsequent clocks.

# Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>(1)</sup>



## Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- 1.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{IH}$ .
- 2.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$  = VIL; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{1L}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = V<sub>IL</sub> advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance.
   The 'An +1' Address is written to during this cycle.

### **Functional Description**

The IDT70V9379 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to staff the operation of the address counters for fast interleaved memory applications.

 $\overline{\text{CE}}_0 = \text{VIL}$  and  $\text{CE}_1 = \text{VIH}$  for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V9379's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{\text{CE}}_0 = \text{VIL}$  and  $\text{CE}_1 = \text{VIH}$  to re-activate the outputs.


### **Depth and Width Expansion**

The IDT70V9379 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V9379 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 36-bit or wider applications.



## **Ordering Information**



### NOTE:

Industrial temperature range is available.
 For specific speeds, packages and powers contact your sales office.

## **Datasheet Document History**

9/30/99: Initial Public Release 11/10/99: Replace IDT logo

1/17/01: Page 4 Changed information in Truth Table II

Increased storage temperature parameters

Clarified Taparameter

Page 5 DC Electrical parameters—changed wording from "open" to "disabled"

Changed ±200mV to 0mV in notes Removed Preliminary status

01/29/09: Page 15 Removed "IDT" from orderable part number 04/26/09: PDN-F-09-01 issued. See IDT.com for PDN specifics

11/20/13: Datasheet changed to Obsolete Status

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.