3.3V CMOS Static RAM
4 Meg (1M x 4-Bit)

IDT71V428S
IDT71V428L
OBSOLETE PART

Features

- **1M x 4 advanced high-speed CMOS Static RAM**
- **JEDEC Center Power / GND pinout for reduced noise**
- **Equal access and cycle times**
  — *Commercial and Industrial: 10/12/15ns*
- **Single 3.3V power supply**
- **One Chip Select plus one Output Enable pin**
- **Bidirectional data inputs and outputs directly LVTTL-compatible**
- **Low power consumption via chip deselect**
- **Available in 32-pin, 400 mil plastic SOJ package**
- **Green parts available, see ordering information**

Description

The IDT71V428 is a 4,194,304-bit high-speed Static RAM organized as 1M x 4. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71V428 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V428 are LVTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71V428 is packaged in a 32-pin, 400 mil Plastic SOJ.

Functional Block Diagram

OBSOLETE PART
NOT RECOMMENDED FOR NEW DESIGNS

A_0 → ADDRESS DECODER

A_{19}

4,194,304-BIT MEMORY ARRAY

I/O CONTROL

$I/O_0 – I/O_3$

4

4

4

$\overline{WE}$
$\overline{OE}$
$\overline{CS}$

CONTROL LOGIC

3623 drw 01

JULY 2014

DSC-3623/07

Pin Configuration

```
              ┌──────────────────┐
      A0  ──┤  1  ○           32  ├── A19
      A1  ──┤  2              31  ├── A18
      A2  ──┤  3              30  ├── A17
      A3  ──┤  4              29  ├── A16
      A4  ──┤  5              28  ├── A15
      CS  ──┤  6              27  ├── OE
    I/O 0 ──┤  7              26  ├── I/O 3
      VDD ──┤  8   SO32-3     25  ├── VSS
      VSS ──┤  9              24  ├── VDD
    I/O 1 ──┤ 10              23  ├── I/O 2
      WE  ──┤ 11              22  ├── A14
      A5  ──┤ 12              21  ├── A13
      A6  ──┤ 13              20  ├── A12
      A7  ──┤ 14              19  ├── A11
      A8  ──┤ 15              18  ├── A10
      A9  ──┤ 16              17  ├── NC
              └──────────────────┘
```

3623 drw 02

SOJ
Top View

Pin Description

$A_0 - A_{19}$	Address Inputs	Input
$\overline{CS}$	Chip Select	Input
$\overline{WE}$	Write Enable	Input
$\overline{OE}$	Output Enable	Input
$I/O_0 - I/O_3$	Data Input/Output	I/O
V_{DD}	3.3V Power	Power
V_{SS}	Ground	Gnd

3623 tbl 02

Capacitance

(T_A = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter[1]	Conditions	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 3dV$	7	pF
$C_{I/O}$	I/O Capacitance	$V_{OUT} = 3dV$	8	pF

3623 tbl 03

NOTE:
1. This parameter is guaranteed by device characterization, but not production tested.

Truth Table[1,2]

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	I/O	Function
L	L	H	$DATA_{OUT}$	Read Data
L	X	L	$DATA_{IN}$	Write Data
L	H	H	High-Z	Output Disabled
H	X	X	High-Z	Deselected - Standby (I_{SB})
V_{HC}[3]	X	X	High-Z	Deselected - Standby (I_{SB1})

3623 tbl 01

NOTES:
1. $H = V_{IH}$, $L = V_{IL}$, x = Don't care.
2. $V_{LC} = 0.2V$, $V_{HC} = V_{CC} -0.2V$.
3. Other inputs $\geq V_{HC}$ or $\leq V_{LC}$.

Absolute Maximum Ratings[1]

Symbol	Rating	Value	Unit
V_{DD}	Supply Voltage Relative to V_{SS}	-0.5 to +4.6	V
V_{IN}, V_{OUT}	Terminal Voltage Relative to V_{SS}	-0.5 to V_{DD}+0.5	V
T_{BIAS}	Temperature Under Bias	-55 to +125	ºC
T_{STG}	Storage Temperature	-55 to +125	ºC
P_T	Power Dissipation	1	W
I_{OUT}	DC Output Current	50	mA

3623 tbl 04

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	V_{SS}	V_{DD}
Commercial	0°C to +70°C	0V	See Below
Industrial	−40°C to +85°C	0V	See Below

3623 tbl 05

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage	3.0	3.3	3.6	V
V_{SS}	Ground	0	0	0	V
V_{IH}	Input High Voltage	2.0	—	V_{DD}+0.3[1]	V
V_{IL}	Input Low Voltage	-0.3[2]	—	0.8	V

3623 tbl 06

NOTES:

1. V_{IH} (max.) = V_{DD}+2V for pulse width less than 5ns, once per cycle.
2. V_{IL} (min.) = –2V for pulse width less than 5ns, once per cycle.

DC Electrical Characteristics

(V_{DD} = Min. to Max., Commercial and Industrial Temperature Ranges)

Symbol	Parameter	Test Condition	IDT71V428 Min.	IDT71V428 Max.	Unit
$|I_{LI}|$	Input Leakage Current	V_{DD} = Max., V_{IN} = V_{SS} to V_{DD}	—	5	µA
$|I_{LO}|$	Output Leakage Current	V_{DD} = Max., $\overline{CS}$ = V_{IH}, V_{OUT} = V_{SS} to V_{DD}	—	5	µA
V_{OL}	Output Low Voltage	I_{OL} = 8mA, V_{DD} = Min.	—	0.4	V
V_{OH}	Output High Voltage	I_{OH} = -4mA, V_{DD} = Min.	2.4	—	V

3623 tbl 07

DC Electrical Characteristics[1,2,3]

(V_{DD} = Min. to Max., V_{LC} = 0.2V, V_{HC} = V_{DD} – 0.2V)

| Symbol	Parameter		71V428S/L10 Com'l.	71V428S/L10 Ind.[5]	71V428S/L12 Com'l.	71V428S/L12 Ind.	71V428S/L15 Com'l.	71V428S/L15 Ind.	Unit
I_{CC}	Dynamic Operating Current $\overline{CS}$ ≤ V_{LC}, Outputs Open, V_{DD} = Max., f = f_{MAX}[4]	S	150	150	140	140	130	130	mA
		L	140	—	130	130	120	120	mA
I_{SB}	Dynamic Standby Power Supply Current $\overline{CS}$ ≥ V_{HC}, Outputs Open, V_{DD} = Max., f = f_{MAX}[4]	S	60	60	50	50	40	40	mA
		L	40	—	35	35	30	30	mA
I_{SB1}	Full Standby Power Supply Current (static) $\overline{CS}$ ≥ V_{HC}, Outputs Open, V_{DD} = Max., f = 0[4]	S	20	20	20	20	20	20	mA
		L	10	—	10	10	10	10	mA

3623 tbl 08

NOTES:

1. All values are maximum guaranteed values.
2. All inputs switch between 0.2V (Low) and V_{DD} - 0.2V (High).
3. Power specifications are preliminary.
4. f_{MAX} = 1/t_{RC} (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.
5. Standard power 10ns (S10) speed grade only.

AC Test Conditions

| Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figure 1, 2 and 3

3623 tbl 09

AC Test Loads

Figure 1. AC Test Load

* Including jig and scope capacitance.

Figure 2. AC Test Load
(for t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{OW}, and t_{WHZ})

Figure 3. Output Capacitive Derating

## AC Electrical Characteristics (V_{DD} = 3.3V ± 10%, Commercial and Industrial Temperature Ranges)

| Symbol	Parameter	71V428S/L10[2]		71V428S/L12		71V428S/L15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t_{RC}	Read Cycle Time	10	—	12	—	15	—	ns
t_{AA}	Address Access Time	—	10	—	12	—	15	ns
t_{ACS}	Chip Select Access Time	—	10	—	12	—	15	ns
t_{CLZ}[1]	Chip Select to Output in Low-Z	4	—	4	—	4	—	ns
t_{CHZ}[1]	Chip Deselect to Output in High-Z	—	5	—	6	—	7	ns
t_{OE}	Output Enable to Output Valid	—	5	—	6	—	7	ns
t_{OLZ}[1]	Output Enable to Output in Low-Z	0	—	0	—	0	—	ns
t_{OHZ}[1]	Output Disable to Output in High-Z	—	5	—	6	—	7	ns
t_{OH}	Output Hold from Address Change	4	—	4	—	4	—	ns
t_{PU}[1]	Chip Select to Power Up Time	0	—	0	—	0	—	ns
t_{PD}[1]	Chip Deselect to Power Down Time	—	10	—	12	—	15	ns
WRITE CYCLE								
t_{WC}	Write Cycle Time	10	—	12	—	15	—	ns
t_{AW}	Address Valid to End of Write	8	—	8	—	10	—	ns
t_{CW}	Chip Select to End of Write	8	—	8	—	10	—	ns
t_{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t_{WP}	Write Pulse Width	8	—	8	—	10	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t_{DW}	Data Valid to End of Write	6	—	6	—	7	—	ns
t_{DH}	Data Hold Time	0	—	0	—	0	—	ns
t_{OW}[1]	Output Active from End of Write	3	—	3	—	3	—	ns
t_{WHZ}[1]	Write Enable to Output in High-Z	—	6	—	7	—	7	ns

3623 tbl 10

NOTES:
1. This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.
2. 0°C to +70°C temperature range only for low power 10ns (L10) speed grade.

Timing Waveform of Read Cycle No. 1[1]

3623 drw 06

## Timing Waveform of Read Cycle No. 2[1,2,4]

3623 drw 07

NOTES:
1. $\overline{WE}$ is HIGH for Read Cycle.
2. Device is continuously selected, $\overline{CS}$ is LOW.
3. Address must be valid prior to or coincident with the later of $\overline{CS}$ transition LOW; otherwise t_{AA} is the limiting parameter.
4. $\overline{OE}$ is LOW.
5. Transition is measured ±200mV from steady state.

## Timing Waveform of Write Cycle No.1 ($\overline{\text{WE}}$ Controlled Timing)[1,2,4]

3623 drw 08

Timing Waveform of Write Cycle No.2 ($\overline{\text{CS}}$ Controlled Timing)[1,4]

3623 drw 09

NOTES:
1. A write occurs during the overlap of a LOW $\overline{\text{CS}}$ and a LOW $\overline{\text{WE}}$.
2. $\overline{\text{OE}}$ is continuously HIGH. If during a $\overline{\text{WE}}$ controlled write cycle $\overline{\text{OE}}$ is LOW, t_{WP} must be greater than or equal to t_{WHZ} + t_{DW} to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW}. If $\overline{\text{OE}}$ is HIGH during a $\overline{\text{WE}}$ controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified t_{WP}.
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the $\overline{\text{CS}}$ LOW transition occurs simultaneously with or after the $\overline{\text{WE}}$ LOW transition, the outputs remain in a high-impedance state.
5. Transition is measured ±200mV from steady state.

Ordering Information

```
 71V428      X       X       XX      XXX       X       X        X
Device      Die    Power   Speed   Package         Process/
 Type     Revision                               Temperature
                                                    Range
```

Blank	Tube or Tray
8	Tape & Reel

Blank	Commercial (0 C to +70 C)
I	Industrial (–40 C to +85 C)

G	Green

Y	32-pin 400-mil SOJ (S032-3)

10*	
12	Speed in nanoseconds
15	

S	Standard Power
L	Low Power

Blank	First Generation or current stepping being shipped
Y	Second Generation die step

* Commercial only for low power (L10) speed grade.

3623 drw 10

Datasheet Document History

8/31/99		Updated to new format
	Pg. 2	Added footnote for V$_{HC}$ in Truth Table
	Pg. 4	Added footnote on jig and scope capacitance in Figure 2
	Pg. 7	Revised footnote on Write Cycle No. 1 diagram
	Pg. 9	Added Datasheet Document History
9/29/99	Pg. 1–9	Added Industrial temperature range offerings
11/26/02	Pg. 8	Updated ordering information for die revision
07/31/03	Pg. 8	Updated note, L10 speed grade commercial temperature only and updated die stepping from YF to Y.
09/30/04	Pg. 8	Added "Restricted hazardous substance device" to ordering information.
07/18/14	Pg. 1	Added green availability to Features
07/18/14	Pg. 8	Changed Restricted hazardous substance device indicator to Green in the ordering information
07/18/14	Pg. 8	Added T & R indicator to ordering Information
01/01/07		PDN-SR-0607. See IDT.com for PDN specifics

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.