



FEATURES:

- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical $t_{SK(O)}$ (Output Skew) < 250ps
- Low input and output leakage $\leq 1\mu A$ (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Bus Hold retains last active bus state during 3-state
- Eliminates the need for external pull up resistors
- Available in SSOP and TSSOP packages

DESCRIPTION:

The FCT162H245T 16-bit transceiver is built using advanced dual metal CMOS technology. These high-speed, low-power transceivers are ideal for synchronous communication between two busses (A and B). The Direction and Output Enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver. The direction control pin ($xDIR$) controls the direction of data flow. The output enable pin ($x\bar{OE}$) overrides the direction control and disables both ports. All inputs are designed with hysteresis for improved noise margin.

The FCT162H245T has "Bus Hold" which retains the input's last state whenever the input goes to high impedance. This prevents "floating" inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

PIN CONFIGURATION

1DIR	1	48	1OE
1B1	2	47	1A1
1B2	3	46	1A2
GND	4	45	GND
1B3	5	44	1A3
1B4	6	43	1A4
VCC	7	42	VCC
1B5	8	41	1A5
1B6	9	40	1A6
GND	10	39	GND
1B7	11	38	1A7
1B8	12	37	1A8
2B1	13	36	2A1
2B2	14	35	2A2
GND	15	34	GND
2B3	16	33	2A3
2B4	17	32	2A4
VCC	18	31	VCC
2B5	19	30	2A5
2B6	20	29	2A6
GND	21	28	GND
2B7	22	27	2A7
2B8	23	26	2A8
2DIR	24	25	2OE

SSOP/ TSSOP
TOP VIEW**ABSOLUTE MAXIMUM RATINGS⁽¹⁾**

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to 7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
TSTG	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	-60 to +120	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All device terminals except FCT162XXXT and FCT166XXXT (A-Port) Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT and FCT166XXXT (A-Port).

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	3.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
x _{OE}	Outputs Enable Input (Active LOW)
x _{DIR}	Direction Control Inputs
x _{Ax}	Side A Inputs or 3-State Outputs ⁽¹⁾
x _{Bx}	Side B Inputs or 3-State Outputs ⁽¹⁾

NOTE:

1. These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE⁽¹⁾

Inputs		Output
x _{OE}	x _{DIR}	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

NOTE:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter		Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit	
V_{IH}	Input HIGH Level		Guaranteed Logic HIGH Level		2	—	—	V	
V_{IL}	Input LOW Level		Guaranteed Logic LOW Level		—	—	0.8	V	
I_{IH} Input HIGH Current ⁽⁴⁾	Standard Input ⁽⁵⁾ Standard I/O ⁽⁵⁾ Bus-hold Input Bus-hold I/O	V _{CC} = Max.	V _I = V _{CC}	—	—	±1	μA		
				—	—	±1			
				—	—	±100			
				—	—	±100			
I_{IL} Input LOW Current ⁽⁴⁾	Standard Input ⁽⁵⁾ Standard I/O ⁽⁵⁾ Bus-hold Input Bus-hold I/O	V _I = GND	V _I = GND	—	—	±1	μA		
				—	—	±1			
				—	—	±100			
				—	—	±100			
I_{BHH}	Bus-hold Sustain Current ⁽⁴⁾	Bus-hold Input	V _{CC} = Min.	V _I = 2V	-50	—	—	μA	
I_{BHL}				V _I = 0.8V	50	—	—		
I_{OZH}	High Impedance Output Current (3-State Output pins) ^(5, 6)	V _{CC} = Max.	V _O = 2.7V	—	—	±1	μA		
I_{OZL}				V _O = 0.5V	—	—	±1		
V_{IK}	Clamp Diode Voltage		V _{CC} = Min., $I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V	
I_{OS}	Short Circuit Current		V _{CC} = Max., $V_O = \text{GND}$ ⁽³⁾		-80	-140	-250	mA	
V_H	Input Hysteresis		—		—	100	—	mV	
I_{CCL}	Quiescent Power Supply Current		V _{CC} = Max.		—	5	500	μA	
I_{CCH}			V _{IN} = GND or V _{CC}						
I_{CCZ}									

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit	
I_{ODL}	Output LOW Current	V _{CC} = 5V, $V_{IN} = V_{IH}$ or V_{IL} , $V_O = 1.5\text{V}$ ⁽³⁾		60	115	200	mA	
I_{ODH}	Output HIGH Current	V _{CC} = 5V, $V_{IN} = V_{IH}$ or V_{IL} , $V_O = 1.5\text{V}$ ⁽³⁾		-60	-115	-200	mA	
V_{OH}	Output HIGH Voltage	V _{CC} = Min. $V_{IN} = V_{IH}$ or V_{IL}		$I_{OH} = -24\text{mA}$	2.4	3.3	—	V
V_{OL}	Output LOW Voltage	V _{CC} = Min. $V_{IN} = V_{IH}$ or V_{IL}		$I_{OH} = 24\text{mA}$	—	0.3	0.55	V

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{CC} = 5.0\text{V}$, $+25^\circ\text{C}$ ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. Pins with Bus-hold are identified in the pin description.
5. The test limit for this parameter is $\pm 5\text{μA}$ at $T_A = -55^\circ\text{C}$.
6. Does not include Bus-hold I/O pins.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $x\bar{O}E = xDIR = GND$ One Input Toggling 50% Duty Cycle		—	60	100	$\mu A/$ MHz
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_i = 10MHz$	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.6	1.5	mA
		50% Duty Cycle $x\bar{O}E = xDIR = GND$ One Bit Toggling	$V_{IN} = 3.4V$ $V_{IN} = GND$	—	0.9	2.3	
		$V_{CC} = \text{Max.}$ Outputs Open $f_i = 2.5MHz$	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	2.4	4.5 ⁽⁵⁾	
		50% Duty Cycle $x\bar{O}E = xDIR = GND$ Sixteen Bits Toggling	$V_{IN} = 3.4V$ $V_{IN} = GND$	—	6.4	16.5 ⁽⁵⁾	

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at $V_{CC} = 5.0V$, $+25^\circ C$ ambient.3. Per TTL driven input ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I_C formula. These limits are guaranteed but not tested.6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

 I_{CC} = Quiescent Current (I_{CCL} , I_{CCH} and I_{CCZ})

 ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)

 D_H = Duty Cycle for TTL Inputs High

 N_{NT} = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current caused by an Input Transition Pair (HHL or LHL)

 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

 N_{CP} = Number of Clock Inputs at f_{CP}
 f_i = Input Frequency

 N_i = Number of Inputs at f_i

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	FCT162H245AT		FCT162H245CT		Unit	
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.		
t_{PLH}	Propagation Delay A to B, B to A	$C_L = 50pF$ $R_L = 500\Omega$	1.5	4.6	1.5	3.5	ns	
			1.5	6.2	1.5	4.4	ns	
	Output Enable Time $x\bar{O}E$ to A or B		1.5	5	1.5	4	ns	
			1.5	6.2	1.5	4.8	ns	
	Output Disable Time $x\bar{O}E$ to A or B ⁽³⁾		1.5	5	1.5	4	ns	
			—	0.5	—	0.5	ns	

NOTES:


1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.


3. This parameter is guaranteed but not tested.

4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times



Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.