

FAST CMOS 16-BIT TRANSPARENT LATCH

IDT74FCT16373AT/CT

FEATURES:

- 0.5 MICRON CMOS Technology
- · High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps
- Low input and output leakage ≤1µA (max.)
- Vcc = 5V ±10%
- High drive outputs (-32mA IOH, 64mA IOL)
- · Power off disable outputs permit "live insertion"
- Typical Volp (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25°C
- · Available in SSOP and TSSOP packages

DESCRIPTION:

The FCT16373T 16-bit transparent D-type latch is built using advanced dual metal CMOS technology. These high-speed, low-power latches are ideal for temporary storage of data. They can be used for implementing memory address latches, I/O ports, and bus drivers. The Output Enable and Latch Enable controls are organized to operate each device as two 8-bit latches, or one 16-bit latch. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT16373T is ideally suited for driving high-capacitance loads and lowimpedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

FUNCTIONAL BLOCK DIAGRAM



TO SEVEN OTHER CHANNELS



TO SEVEN OTHER CHANNELS

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JULY 2017

PINCONFIGURATION



TOP VIEW

Package Type	Package Code	Order Code
TSSOP	PAG56	PAG
SSOP	PVG56	PVG

INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to 7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	–65 to +150	°C
Ιουτ	DC Output Current	-60 to +120	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. All device terminals except FCT162XXX Output and I/O terminals.

3. Outputs and I/O terminals for FCT162XXX.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
xDx	Data Inputs
xLE	Latch Enable Input (Active HIGH)
xŌĒ	Output Enable Input (Active LOW)
хОх	3-State Outputs

FUNCTION TABLE⁽¹⁾

	Inputs				
хDх	xLE	xOE	хОх		
Н	Н	L	Н		
L	Н	L	L		
Х	X	Н	Z		

NOTE:

1. H = HIGH voltage level

L = LOW voltage level X = Don't care

Z = High-impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40° C to $+85^{\circ}$ C, VCC = 5.0V $\pm 10\%$

Symbol	Parameter	Test Conditio	ns ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
Vih	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level	Guaranteed Logic LOW Level		_	0.8	V
Ін	Input HIGH Current (Input pins) ⁽⁵⁾	Vcc = Max.	VI = VCC	_	_	±1	μA
	Input HIGH Current (I/O pins) ⁽⁵⁾			_	_	±1	
lı.	Input LOW Current (Input pins) ⁽⁵⁾		VI = GND	_	_	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾			_	_	±1	
Іоzн	High Impedance Output Current	Vcc = Max.	Vo = 2.7V	_	_	±1	μA
lozl	(3-State Output pins) ⁽⁵⁾		Vo = 0.5V	_	—	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		-	-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾		-80	-140	-250	mA
Vн	Input Hysteresis	_		_	100	—	mV
ICCL	Quiescent Power Supply Current	Vcc = Max		_	5	500	μA
Іссн		VIN = GND or VCC					
Iccz							

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Condi	tions ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Unit
lo	Output Drive Current	$Vcc = Max., Vo = 2.5V^{(3)}$		-50	_	180	mA
Vон	Output HIGH Voltage	Vcc = Min. IOH = -3mA		2.5	3.5	-	V
		VIN = VIH or VIL	Iон = –15mA	2.4	3.5	_	V
			$IOH = -32mA^{(4)}$	2	3	_	V
Vol	Output LOW Voltage	Vcc = Min.	IOL = 64mA	—	0.2	0.55	V
		VIN = VIH or VIL					
IOFF	Input/Output Power Off Leakage ⁽⁵⁾	VCC = 0V, VIN = or VO ≤ 4.5 V		_	-	±1	μA

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. Duration of the condition can not exceed one second.

5. This test limit for this parameter is $\pm 5\mu A$ at TA = $-55^{\circ}C$.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔICC	Quiescent Power Supply Current TTL Inputs HIGH	$Vcc = Max.$ $VIN = 3.4V^{(3)}$		—	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open xOE = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	_	60	100	μΑ/ MHz
IC	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fi = 10MHz	VIN = VCC VIN = GND	_	0.6	1.5	mA
		50% Duty Cycle xOE = GND xLE = Vcc OneBitToggling	VIN = 3.4V VIN = GND	_	0.9	2.3	
		Vcc = Max. Outputs Open fi = 2.5MHz	VIN = VCC VIN = GND	_	2.4	4.5 ⁽⁵⁾	
		50% Duty Cycle xOE = GND xLE = Vcc Sixteen Bits Toggling	VIN = 3.4V VIN = GND	_	6.4	16.5 ⁽⁵⁾	

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fCPNCP/2 + fiNi)$

Icc = Quiescent Current (IccL, IccH and Iccz)

- ΔIcc = Power Supply Current for a TTL High Input (VIN = 3.4V)
- DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

- ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
- fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
- NCP = Number of Clock Inputs at fCP

fi = Input Frequency

Ni = Number of Inputs at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			FCT16	5373AT	FCT16	6373CT	
Symbol	Parameter	Condition ⁽²⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
t PLH	Propagation Delay	CL = 50pF	1.5	5.2	1.5	3.6	ns
t PHL	xDx to xOx	$RL = 500\Omega$					
t PLH	Propagation Delay		2	8.5	2	3.7	ns
t PHL	xLE to xOx						
t PZH	Output Enable Time		1.5	6.5	1.5	4.4	ns
tPZL							
t PHZ	Output Disable Time		1.5	5.5	1.5	3.9	ns
tPLZ							
tsu	Set-up Time HIGH or LOW, xDx to xLE		2	—	2	—	ns
ħ	Hold Time HIGH or LOW, xDx to xLE		1.5	—	1.5	—	ns
tw	xLE Pulse Width HIGH		5	_	5	_	ns
tsk(o)	Output Skew ⁽³⁾		—	0.5	—	0.5	ns

NOTES:

1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested.

3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times



Propagation Delay

SWITCHPOSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width



Enable and Disable Times

NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tr \leq 2.5ns; tr \leq 2.5ns.

ORDERING INFORMATION



Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
А	74FCT16373ATPAG	PAG48	TSSOP	I
	74FCT16373ATPAG8	PAG48	TSSOP	Ι
	74FCT16373ATPVG	PVG48	SSOP	Ι
	74FCT16373ATPVG8	PVG48	SSOP	Ι
С	74FCT16373CTPAG	PAG48	TSSOP	Ι
	74FCT16373CTPAG8	PAG48	TSSOP	Ι
	74FCT16373CTPVG	PVG48	SSOP	I
	74FCT16373CTPVG8	PVG48	SSOP	Ι

Datasheet Document History

09/10/2009 Pg. 7 07/31/2017 Pg. 2, 7 Updated the ordering information by removing the "IDT" notation and non RoHS part.

Added table under pin configuration diagram with detailed package information. Updated the ordering information diagram by adding Tube, Tape and Reel. Added orderable part information table.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.