

# FEMTOCLOCK™ CRYSTAL-TO-3.3V, 2.5V LVPECL CLOCK GENERATOR

ICS843001CI

## GENERAL DESCRIPTION



The ICS843001CI is a Fibre Channel Clock Generator and a member of the HiPerClocks<sup>™</sup> family of high performance devices from IDT. The ICS843001CI uses either a 26.5625MHz or a 23.4375MHz crystal to synthesize 106.25MHz,

187.5MHz or 212.5MHz, using the FREQ\_SEL pin. The ICS843001Cl has excellent <1ps phase jitter performance, over the 637kHz - 10MHz integration range. The ICS843001Cl is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


## **F**EATURES

- · One differential LVPECL output pair
- Crystal oscillator interface designed for 23.4375MHz or 26.5625MHz, 18pF parallel resonant crystal
- Selectable 106.25MHz, 187.5MHz or 212.5MHz output frequencies
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 106.25MHz, using a 26.5625MHz crystal (637kHz - 10MHz): 0.31ps (typical)
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package


#### **FUNCTION TABLE**

Inputs		Output Fraguencies
Crystal Frequency	FREQ_SEL	Output Frequencies
26.5625MHz	0	106.25MHz (Default)
26.5625MHz	1	212.5MHz
23.4375MHz	1	187.5MHz

# **BLOCK DIAGRAM**



## PIN ASSIGNMENT



### ICS843001CI

**8-Lead TSSOP**4.40mm x 3.0mm x 0.925mm package body **G Package**Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1	$V_{CCA}$	Power		Analog supply pin.
2	$V_{EE}$	Power		Negative supply pin.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	FREQ_SEL	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential clock outputs. LVPECL interface levels.
8	V <sub>cc</sub>	Power		Core supply pin.

NOTE: Pulldown refers to an internal input resistor. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>CC</sub> 4.6V

Inputs, V, -0.5V to  $V_{cc} + 0.5V$ 

Outputs,  $I_{\odot}$ 

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{JA}$  129.5°C/W (0 mps) Storage Temperature,  $T_{\rm STG}$ -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $TA = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		V <sub>cc</sub> - 0.21	3.3	V <sub>cc</sub>	V
I <sub>CCA</sub>	Analog Supply Current	included in $I_{\text{EE}}$			21	mA
I <sub>EE</sub>	Power Supply Current				72	mA

Table 3B. Power Supply DC Characteristics,  $V_{CC} = 2.5V \pm 5\%$ ,  $V_{EE} = 0V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Power Supply Voltage		2.375	2.5	2.625	V
V <sub>CCA</sub>	Analog Supply Voltage		V <sub>cc</sub> - 0.16	2.5	V <sub>cc</sub>	V
I <sub>CCA</sub>	Analog Supply Current	included in I <sub>EE</sub>			16	mA
I <sub>EE</sub>	Power Supply Current				67	mA

Table 3C. LVCMOS/LVTTL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $TA = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		$V_{CC} = 3.3V$	2		V <sub>cc</sub> + 0.3	٧
V <sub>IH</sub>	Imput riigir voitage		$V_{CC} = 2.5V$	1.7		V <sub>cc</sub> + 0.3	V
V	Input Low Voltage		$V_{CC} = 3.3V$	-0.3		0.8	V
V <sub>IL</sub>	Imput Low voitage		V <sub>cc</sub> = 2.5V	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	FREQ_SEL	$V_{CC} = V_{IN} = 3.465V \text{ or } 2.625V$			150	μΑ
I	Input Low Current	FREQ_SEL	$V_{CC} = 3.465V \text{ or } 2.625V, V_{IN} = 0V$	-5			μΑ

Table 3D. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50  $\!\Omega$  to V  $_{\rm CC}$  - 2V.

Table 3E. LVPECL DC Characteristics,  $V_{CC} = 2.5V \pm 5\%$ ,  $V_{EE} = 0V$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.5	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.4		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{cc}$  - 2V.

### Table 4. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamenta	I	
Frequency		23.4375		26.5625	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

**Table 5A. AC Characteristics,**  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Fraguanay	FREQ_SEL = 1	186.67		226.66	MHz
OUT	Output Frequency	FREQ_SEL = 0	93.33		113.33	MHz
		212.5MHz, (637kHz to 10MHz)		0.27		ps
<i>t</i> jit(Ø)	RMS Phase Jitter, (Random); NOTE 1	187.5MHz, (1.875MHz to 20MHz)		0.20		ps
	(Handoni), NOTE 1	106.25MHz, (637kHz to 10MHz)		0.31		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		450	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Refer to Phase Noise Plots.


Table 5B. AC Characteristics,  $V_{CC} = 2.5V \pm 5\%$ ,  $V_{EE} = 0V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Fraguanay	FREQ_SEL = 1	186.67		226.66	MHz
I <sub>OUT</sub>	Output Frequency	FREQ_SEL = 0	93.33		113.33	MHz
		212.5MHz, (637kHz to 10MHz)		0.37		ps
<i>t</i> jit(Ø)	RMS Phase Jitter, (Random); NOTE 1	187.5MHz, (1.875MHz to 20MHz)		0.23		ps
	(Handoni), NOTE 1	106.25MHz, (637kHz to 10MHz)		0.39		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		450	ps
odc	Output Duty Cycle		48		52	%


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Refer to Phase Noise Plots.


Typical Phase Noise at 106.25MHz




Typical Phase Noise at 212.5MHz




# PARAMETER MEASUREMENT INFORMATION






## 3.3V OUTPUT LOAD ACTEST CIRCUIT


## 2.5V OUTPUT LOAD ACTEST CIRCUIT





# RMS PHASE JITTER

## OUTPUT RISE/FALL TIME



## OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

# **APPLICATION INFORMATION**

## Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS843001CI provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm CC}$  and  $V_{\rm CCA}$  should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic  $V_{\rm CC}$  pin and also shows that  $V_{\rm CCA}$  requires that an additional10 $\Omega$  resistor along with a 10µF bypass capacitor be connected to the  $V_{\rm CCA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

### **CRYSTAL INPUT INTERFACE**

The ICS843001CI has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using an 18pF parallel reso-

nant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 2. CRYSTAL INPUT INTERFACE

## LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS signals, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

## **TERMINATION FOR 3.3V LVPECL OUTPUTS**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are

designed to drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 4A and 4B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4A. LVPECL OUTPUT TERMINATION




FIGURE 4B. LVPECL OUTPUT TERMINATION

## **TERMINATION FOR 2.5V LVPECL OUTPUTS**

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $\rm V_{cc}-2V$ . For  $\rm V_{cc}=2.5V$ , the  $\rm V_{cc}-2V$  is very close to ground

VCCO=2.5V

Zo = 50 Ohm

Zo = 50 Ohm

Zo = 50 Ohm

R1
R3
R3
R3
R2
R4
62.5
R4
62.5
R4
62.5

FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE

level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.




FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE

### LAYOUT GUIDELINE

Figure 6A shows a schematic example of the ICS843001CI. An example of LVEPCL termination is shown in this schematic. Additional LVPECL termination approaches are shown in the LVPECL Termination Application Note. In this example, an 18pF

parallel resonant crystal is used. The C1 = 27pF and C2 = 33pF are recommended for frequency accuracy. The C1 and C2 values may be slightly adjusted for optimizing frequency accuracy.




FIGURE 6A. ICS843001CI SCHEMATIC EXAMPLE

## PC BOARD LAYOUT EXAMPLE

Figure 6B shows an example of ICS843001CI P.C. board layout. The crystal X1 footprint shown in this example allows installation of either surface mount HC49S or through-hole HC49 package. The footprints of other components in this example are

listed in *Table 6*. There should be at least one decoupling capacitor per power pin. The decoupling capacitors should be located as close as possible to the power pins. The layout assumes that the board has clean analog power ground plane.




FIGURE 6B. ICS843001CI PC BOARD LAYOUT EXAMPLE

TABLE 6. FOOTPRINT TABLE

Reference	Size
C1, C2	0402
C3	0805
C4, C5	0603
R2	0603

NOTE: Table 6, lists component sizes shown in this layout example.

# POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843001CI. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS843001C is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

**NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> =  $V_{CC MAX} * I_{EE MAX} = 3.465 V * 72 mA =$ **249.48 mW**
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair

Total Power  $_{MAX}$  (3.465V, with all outputs switching) = 249.48mW + 30mW = 279.48mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS<sup>TM</sup> devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{AA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$ 

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 129.5°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.279\text{W} * 129.5^{\circ}\text{C/W} = 121.1^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

## Table 7. Thermal Resistance $\theta_{JA}$ for 8-pin TSSOP, Forced Convection

## $\theta_{10}$ by Velocity (Meters per Second)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 129.5°C/W 125.5°C/W 123.5°C/W

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 7.




FIGURE 7. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC}$  = 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 0.9V$$

$$(V_{CC MAX} - V_{OH MAX}) = 0.9V$$

• For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.7V$ 

$$(V_{CC\_MAX} - V_{OL\_MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{\text{OH\_MAX}} - (V_{\text{CC\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = \textbf{19.8mW}$$

$$Pd\_L = [(V_{\text{OL\_MAX}} - (V_{\text{CC\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = \textbf{10.2mW}$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW

# **RELIABILITY INFORMATION**

Table 8.  $\theta_{\text{JA}} \text{vs. Air Flow Table for 8 Lead TSSOP}$ 

# $\boldsymbol{\theta}_{_{\boldsymbol{J}\boldsymbol{A}}}$ by Velocity (Meters Per Second)

 0
 1
 2.5

 Multi-Layer PCB, JEDEC Standard Test Boards
 129.5°C/W
 125.5°C/W
 123.5°C/W

### TRANSISTOR COUNT

The transistor count for ICS843001CI is: 1764

# PACKAGE OUTLINE AND DIMENSIONS

PACKAGE OUTLINE - G SUFFIX 8 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
	Minimum	Maximum	
N	8		
Α		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	2.90	3.10	
Е	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843001CGILF	01CIL	8 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
843001CGILFT	01CIL	8 Lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.