

## GENERAL DESCRIPTION

The 844031I-01 is an Ethernet Clock Generator. The 844031I-01 uses an 18pF parallel resonant crystal over the range of 19.6MHz - 27.2MHz. For Ethernet applications, a 25MHz crystal is used to generate 312.5MHz. The 844031I-01 has excellent <1ps phase jitter performance, over the 1.875MHz - 20MHz integration range. The 844031I-01 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


## FEATURES

- One differential LVDS output
- Crystal oscillator interface, 18pF parallel resonant crystal (19.6MHz - 27.2MHz)
- Output frequency range: 245MHz - 340MHz
- VCO range: 490MHz - 680MHz
- RMS phase jitter @ 312.5MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.53ps (typical), @ 3.3V
- 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package
- For functional replacement use 8T49N242

## COMMON CONFIGURATION TABLE

| Inputs                  |    |   |                          | Output Frequency (MHz) |
|-------------------------|----|---|--------------------------|------------------------|
| Crystal Frequency (MHz) | M  | N | Multiplication Value M/N |                        |
| 25                      | 25 | 2 | 12.5                     | 312.5                  |

## BLOCK DIAGRAM



## PIN ASSIGNMENT

|          |   |   |     |
|----------|---|---|-----|
| VDDA     | 1 | 8 | VDD |
| GND      | 2 | 7 | Q   |
| XTAL_OUT | 3 | 6 | nQ  |
| XTAL_IN  | 4 | 5 | OE  |

**844031I-01**  
8-Lead TSSOP  
4.40mm x 3.0mm x 0.925mm  
package body  
**G Package**  
Top View

**TABLE 1. PIN DESCRIPTIONS**

| Number | Name              | Type   | Description   |  |  |  |
|--------|-------------------|--------|---|--|--|--|
| 1      | $V_{DDA}$         | Power  | Analog supply pin.  |  |  |  |
| 2      | GND               | Power  | Power supply ground.  |  |  |  |
| 3, 4   | XTAL_OUT, XTAL_IN | Input  | Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output. |  |  |  |
| 5      | OE                | Input  | Pullup  | Output enable pin. When HIGH, Q/nQ output is active. When LOW, the Q/nQ output is in a high impedance state. LVC-MOS/LVTTL interface levels. |  |  |
| 6, 7   | nQ, Q             | Output |   | Differential clock outputs. LVDS interface levels.   |  |  |
| 8      | $V_{DD}$          | Power  |   | Core supply pin.   |  |  |

NOTE: *Pullup* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

**TABLE 2. PIN CHARACTERISTICS**

| Symbol       | Parameter             | Test Conditions | Minimum | Typical | Maximum | Units      |
|--------------|-----------------------|-----------------|---------|---------|---------|------------|
| $C_{IN}$     | Input Capacitance     |                 |         | 4       |         | pF         |
| $R_{PULLUP}$ | Input Pullup Resistor |                 |         | 51      |         | k $\Omega$ |

## ABSOLUTE MAXIMUM RATINGS

|   |                           |
|---|---------------------------|
| Supply Voltage, $V_{DD}$                    | 4.6V                      |
| Inputs, $V_i$                               | -0.5V to $V_{DD} + 0.5$ V |
| Outputs, $I_o$ (LVDS)<br>Continuous Current | 10mA                      |
| Surge Current                               | 15mA                      |
| Package Thermal Impedance, $\theta_{JA}$    | 129.5°C/W (0 mps)         |
| Storage Temperature, $T_{STG}$              | -65°C to 150°C            |

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 3A. POWER SUPPLY DC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^\circ\text{C}$  TO  $85^\circ\text{C}$ 

| Symbol    | Parameter             | Test Conditions | Minimum         | Typical | Maximum  | Units |
|-----------|-----------------------|-----------------|-----------------|---------|----------|-------|
| $V_{DD}$  | Core Supply Voltage   |                 | 3.135           | 3.3     | 3.465    | V     |
| $V_{DDA}$ | Analog Supply Voltage |                 | $V_{DD} - 0.10$ | 3.3     | $V_{DD}$ | V     |
| $I_{DD}$  | Power Supply Current  |                 |                 |         | 75       | mA    |
| $I_{DDA}$ | Analog Supply Current |                 |                 |         | 10       | mA    |

TABLE 3B. POWER SUPPLY DC CHARACTERISTICS,  $V_{DD} = 2.5V \pm 5\%$ ,  $T_A = -40^\circ\text{C}$  TO  $85^\circ\text{C}$ 

| Symbol    | Parameter             | Test Conditions | Minimum         | Typical | Maximum  | Units |
|-----------|-----------------------|-----------------|-----------------|---------|----------|-------|
| $V_{DD}$  | Core Supply Voltage   |                 | 2.375           | 2.5     | 2.625    | V     |
| $V_{DDA}$ | Analog Supply Voltage |                 | $V_{DD} - 0.10$ | 2.5     | $V_{DD}$ | V     |
| $I_{DD}$  | Power Supply Current  |                 |                 |         | 70       | mA    |
| $I_{DDA}$ | Analog Supply Current |                 |                 |         | 10       | mA    |

TABLE 3C. LVCMS/LVTTL DC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$  OR  $2.5V \pm 5\%$ ,  $T_A = -40^\circ\text{C}$  TO  $85^\circ\text{C}$ 

| Symbol   | Parameter               | Test Conditions                               | Minimum | Typical | Maximum        | Units         |
|----------|-------------------------|---|---------|---------|----------------|---------------|
| $V_{IH}$ | Input High Voltage      | $V_{DD} = 3.3V$                               | 2       |         | $V_{DD} + 0.3$ | V             |
|          |                         | $V_{DD} = 2.5V$                               | 1.7     |         | $V_{DD} + 0.3$ | V             |
| $V_{IL}$ | Input Low Voltage       | $V_{DD} = 3.3V$                               | -0.3    |         | 0.8            | V             |
|          |                         | $V_{DD} = 2.5V$                               | -0.3    |         | 0.7            | V             |
| $I_{IH}$ | Input High Current   OE | $V_{DD} = V_{IN} = 3.465V$ or $2.625V$        |         |         | 5              | $\mu\text{A}$ |
| $I_{IL}$ | Input Low Current   OE  | $V_{DD} = 3.465V$ or $2.625V$ , $V_{IN} = 0V$ | -150    |         |                | $\mu\text{A}$ |

TABLE 3D. LVDS DC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^\circ\text{C}$  TO  $85^\circ\text{C}$ 

| Symbol          | Parameter                   | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-----------------------------|-----------------|---------|---------|---------|-------|
| $V_{OD}$        | Differential Output Voltage |                 | 275     |         | 425     | mV    |
| $\Delta V_{OD}$ | $V_{OD}$ Magnitude Change   |                 |         |         | 50      | mV    |
| $V_{os}$        | Offset Voltage              |                 | 1.15    | 1.33    | 1.45    | V     |
| $\Delta V_{os}$ | $V_{os}$ Magnitude Change   |                 |         |         | 50      | mV    |

NOTE: Please refer to Parameter Measurement Information for output information.

**TABLE 3E. LVDS DC CHARACTERISTICS,  $V_{DD} = 2.5V \pm 5\%$ ,  $T_A = -40^\circ C$  TO  $85^\circ C$** 

| Symbol          | Parameter                   | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-----------------------------|-----------------|---------|---------|---------|-------|
| $V_{OD}$        | Differential Output Voltage |                 | 215     |         | 430     | mV    |
| $\Delta V_{OD}$ | $V_{OD}$ Magnitude Change   |                 |         |         | 50      | mV    |
| $V_{OS}$        | Offset Voltage              |                 | 1.05    | 1.26    | 1.45    | V     |
| $\Delta V_{OS}$ | $V_{OS}$ Magnitude Change   |                 |         |         | 50      | mV    |

NOTE: Please refer to Parameter Measurement Information for output information.

**TABLE 4. CRYSTAL CHARACTERISTICS**

| Parameter                          | Test Conditions | Minimum     | Typical | Maximum | Units    |
|------------------------------------|-----------------|-------------|---------|---------|----------|
| Mode of Oscillation                |                 | Fundamental |         |         |          |
| Frequency                          |                 | 19.6        |         | 27.2    | MHz      |
| Equivalent Series Resistance (ESR) |                 |             |         | 50      | $\Omega$ |
| Shunt Capacitance                  |                 |             |         | 7       | pF       |

NOTE: It is not recommended to overdrive the crystal input with an external clock.

**TABLE 5A. AC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^\circ C$  TO  $85^\circ C$** 

| Symbol                  | Parameter                             | Test Conditions                                   | Minimum | Typical | Maximum | Units |
|-------------------------|---------------------------------------|---|---------|---------|---------|-------|
| $f_{OUT}$               | Output Frequency                      |   | 245     |         | 340     | MHz   |
| $t_{jitter}(\emptyset)$ | RMS Phase Jitter ( Random);<br>NOTE 1 | 312.5MHz @ Integration Range:<br>1.875MHz - 20MHz |         | 0.53    |         | ps    |
| $t_R / t_F$             | Output Rise/Fall Time                 | 20% to 80%  | 200     |         | 400     | ps    |
| odc                     | Output Duty Cycle                     |   | 48      |         | 52      | %     |


NOTE 1: Please refer to the Phase Noise Plots following this section.

**TABLE 5B. AC CHARACTERISTICS,  $V_{DD} = 2.5V \pm 5\%$ ,  $T_A = -40^\circ C$  TO  $85^\circ C$** 


| Symbol                  | Parameter                             | Test Conditions                                   | Minimum | Typical | Maximum | Units |
|-------------------------|---------------------------------------|---|---------|---------|---------|-------|
| $f_{OUT}$               | Output Frequency                      |   | 245     |         | 340     | MHz   |
| $t_{jitter}(\emptyset)$ | RMS Phase Jitter ( Random);<br>NOTE 1 | 312.5MHz @ Integration Range:<br>1.875MHz - 20MHz |         | 0.68    |         | ps    |
| $t_R / t_F$             | Output Rise/Fall Time                 | 20% to 80%  | 200     |         | 400     | ps    |
| odc                     | Output Duty Cycle                     |   | 48      |         | 52      | %     |

NOTE 1: Please refer to the Phase Noise Plots following this section.


## TYPICAL PHASE NOISE AT 312.5MHz @ 3.3V




## TYPICAL PHASE NOISE AT 312.5MHz @ 2.5V




## PARAMETER MEASUREMENT INFORMATION




LVDS 3.3V OUTPUT LOAD AC TEST CIRCUIT




LVDS 2.5V OUTPUT LOAD AC TEST CIRCUIT




RMS PHASE JITTER




OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



OUTPUT RISE/FALL TIME



OFFSET VOLTAGE SETUP



DIFFERENTIAL OUTPUT VOLTAGE SETUP

## APPLICATION INFORMATION

### POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 844031I-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{DD}$  and  $V_{DDA}$  should be individually connected to the power supply plane through vias, and  $0.01\mu F$  bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic  $V_{DD}$  pin and also shows that  $V_{DDA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu F$  bypass capacitor be connected to the  $V_{DDA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

### CRYSTAL INPUT INTERFACE

The 844031I-01 has been characterized with  $18pF$  parallel resonant crystals. The capacitor values,  $C1$  and  $C2$ , shown in *Figure 2* below were determined using a  $25MHz$ ,  $18pF$  parallel

resonant crystal and were chosen to minimize the ppm error. The optimum  $C1$  and  $C2$  values can be slightly adjusted for different board layouts.




FIGURE 2. CRYSTAL INPUT INTERFACE

### 3.3V, 2.5V LVDS DRIVER TERMINATION

A general LVDS interface is shown in *Figure 4*. In a  $100\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of  $100\Omega$  across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.





FIGURE 4. TYPICAL LVDS DRIVER TERMINATION

## APPLICATION SCHEMATIC

Figure 5A provides a schematic example of 844031i-01. In this example, an 18 pF parallel resonant crystal is used. The C1 = 22pF and C2 = 22pF are recommended for frequency. The C1 and C2 values may be slightly adjusted for optimizing

frequency accuracy. At least one decoupling capacitor near the power pin is required. Suggested value range is from 0.01 $\mu$ F to 0.1 $\mu$ F. Other filter type can be added depending on the system power supply noise type.



## PC BOARD LAYOUT EXAMPLE

Figure 5B shows an example of 844031i-01 P.C. board layout. The crystal X1 footprint shown in this example allows installation of either surface mount HC49S or through-hole HC49 package. The footprints of other components in this example are listed in the Table

6. There should be at least one decoupling capacitor per power pin. The decoupling capacitors should be located as close as possible to the power pins. The layout assumes that the board has clean analog power ground plane.




FIGURE 5B. 844031i-01 PC BOARD LAYOUT EXAMPLE

TABLE 6. FOOTPRINT TABLE

| Reference | Size |
|-----------|------|
| C1, C2    | 0402 |
| C3        | 0805 |
| C4, C5    | 0603 |
| R2        | 0603 |

NOTE: Table 6, lists component sizes shown in this layout example.

## POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 844031I-01. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the 844031I-01 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

- Power (core)<sub>MAX</sub> =  $V_{DD,MAX} * (I_{DD,MAX} + I_{DDA,MAX}) = 3.465V * (75mA + 10mA) = 294.5\text{mW}$

### 2. Junction Temperature.

Junction temperature,  $T_j$ , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C.

The equation for  $T_j$  is as follows:  $T_j = \theta_{JA} * P_{d\_total} + T_a$

$T_j$  = Junction Temperature

$\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

$P_{d\_total}$  = Total Device Power Dissipation (example calculation is in section 1 above)

$T_a$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 129.5°C/W per Table 7 below.

Therefore,  $T_j$  for an ambient temperature of 85°C with all outputs switching is:

$85^\circ\text{C} + 0.294\text{W} * 129.5^\circ\text{C/W} = 123.1^\circ\text{C}$ . This is below the limit of 125°C.

This calculation is only an example.  $T_j$  will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 7. THERMAL RESISTANCE  $\theta_{JA}$  FOR 8-LEAD TSSOP, FORCED CONVECTION

| $\theta_{JA}$ by Velocity (Meters per Second) |   |   |     |
|---|---|---|-----|
| Multi-Layer PCB, JEDEC Standard Test Boards   | 0 | 1 | 2.5 |

129.5°C/W

125.5°C/W

123.5°C/W

## RELIABILITY INFORMATION

TABLE 8.  $\theta_{JA}$  VS. AIR FLOW TABLE FOR 8 LEAD TSSOP

| θ <sub>JA</sub> by Velocity (Meters per Second) |           |           |           |
|---|-----------|-----------|-----------|
| Multi-Layer PCB, JEDEC Standard Test Boards     | 0         | 1         | 2.5       |
|   | 129.5°C/W | 125.5°C/W | 123.5°C/W |

### TRANSISTOR COUNT

The transistor count for 844031I-01 is: 2519

### PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

| SYMBOL | Millimeters |         |
|--------|-------------|---------|
|        | Minimum     | Maximum |
| N      |             | 8       |
| A      | --          | 1.20    |
| A1     | 0.05        | 0.15    |
| A2     | 0.80        | 1.05    |
| b      | 0.19        | 0.30    |
| c      | 0.09        | 0.20    |
| D      | 2.90        | 3.10    |
| E      | 6.40 BASIC  |         |
| E1     | 4.30        | 4.50    |
| e      | 0.65 BASIC  |         |
| L      | 0.45        | 0.75    |
| α      | 0°          | 8°      |
| aaa    | --          | 0.10    |

Reference Document: JEDEC Publication 95, MO-153

**TABLE 10. ORDERING INFORMATION**

| Part/Order Number | Marking | Package                  | Shipping Packaging | Temperature   |
|-------------------|---------|--------------------------|--------------------|---------------|
| 844031BGI-01LF    | BI01L   | 8 lead "Lead-Free" TSSOP | tube               | -40°C to 85°C |
| 844031BGI-01LFT   | BI01L   | 8 lead "Lead-Free" TSSOP | tape & reel        | -40°C to 85°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

## REVISION HISTORY SHEET

| Rev | Table | Page | Description of Change   | Date    |
|-----|-------|------|---|---------|
| A   | T5    | 4    | AC Characteristics Table - Added "or 2.5V $\pm$ 5%" to table title condition.       | 9/5/08  |
| A   | T4    | 1    | Deleted HiPerClockS references.   |         |
|     |       | 4    | Crystal Characteristics Table - added note.   |         |
|     | T10   | 8    | Deleted application note, LVC MOS to XTAL Interface.                                | 9/23/12 |
|     |       | 12   | Deleted quantity from tape and reel.  |         |
| A   | T10   | 12   | Ordering Information - removed leaded devices.<br>Updated data sheet format.        | 11/9/15 |
| A   |       |      | Product Discontinuation Notice - Last time buy expires May 6, 2017.<br>PDN CQ-16-01 | 6/2/16  |



## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).