# RENESAS Low Skew, 1-to-4, Differential-to-HSTL **Fantout Buffer**

# ICS85231

### DATA SHEET

### **General Description**


The ICS8523I is a low skew, high performance 1-to-4 Differential-to-HSTL Fanout Buffer. The ICS8523I has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS8523I ideal for those applications demanding well defined performance and repeatability.

### **Features**

- Four differential HSTL compatible outputs
- Selectable differential CLK, nCLK or LVPECL clock inputs
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, HSTL, HCSL, SSTL
- PCLK, nPCLK pair can accept the following differential input ٠ levels: LVPECL, CML, SSTL
- Maximum output frequency: 650MHz
- Translates any single-ended input signal to HSTL levels with resistor bias on nCLK input
- Additive phase jitter, RMS: 0.082ps (typical), 100MHz f<sub>OUT</sub>
- Additive phase jitter, RMS: 0.190ps (typical), 120MHz four
- Output skew: 50ps (maximum)
- Part-to-part skew: 250ps (maximum)
- Propagation delay: 1.6ns (maximum)
- 3.3V core, 1.8V output operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free packages

### Block Diagram



### **Pin Assignment**

GND	1	20	<b>_</b> Q0
CLK_EN	2	19	🗌 nQ0
CLK_SEL	3	18	
CLK	4	17	🛛 Q1
nCLK	5	16	🗆 nQ1
PCLK	6	15	🗆 Q2
nPCLK	7	14	🗆 nQ2
nc	8	13	
nc	9	12	<b>_</b> Q3
Vdd 🗖	10	11	🗌 nQ3
			•

#### ICS8523I 20-Lead TSSOP 6.5mm x 4.4mm x 0.925mm package body G Package **Top View**

Number	Name	Т	уре	Description
1	GND	Power		Power supply ground.
2	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Qx outputs are forced low, nQx outputs are forced high. LVCMOS / LVTTL interface levels.
3	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects differential PCLK, nPCLK inputs. When LOW, selects CLK, nCLK inputs. LVCMOS / LVTTL interface levels.
4	CLK	Input	Pulldown	Non-inverting differential clock input.
5	nCLK	Input	Pullup	Inverting differential clock input.
6	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
7	nPCLK	Input	Pullup	Inverting differential LVPECL clock input.
8, 9	nc	Unused		No connect.
10	V <sub>DD</sub>	Power		Positive supply pin.
11, 12	nQ3, Q3	Output		Differential output pair. HSTL interface levels.
13, 18	V <sub>DDO</sub>	Power		Output supply pins.
14, 15	nQ2, Q2	Output		Differential output pair. HSTL interface levels.
16, 17	nQ1, Q1	Output		Differential output pair. HSTL interface levels.
19, 20	nQ0, Q0	Output		Differential output pair. HSTL interface levels.

### Table 1. Pin Descriptions

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

### **Function Tables**

#### Table 3A. Control Input Function Table

	Inputs	Out	puts	
CLK_EN	CLK_SEL	Selected Source	Q[0:3]	nQ[0:3]
0	0	CLK, nCLK	Disabled; LOW	Disabled; HIGH
0	1	PCLK, nPCLK	Disabled; LOW	Disabled; HIGH
1	0	CLK, nCLK	Enabled	Enabled
1	1	PCLK, nPCLK	Enabled	Enabled

After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1. In the active mode, the state of the outputs are a function of the CLK, nCLK and PCLK, nPCLK inputs as described in Table 3B.




Figure 1. CLK\_EN Timing Diagram

Inj	outs	Outputs			
CLK or PCLK	nCLK or nPCLK	Q[0:3]	nQ[0:3]	Input to Output Mode	Polarity
0	0	LOW	HIGH	Differential to Differential	Non-Inverting
1	1	HIGH	LOW	Differential to Differential	Non-Inverting
0	Biased; NOTE 1	LOW	HIGH	Single-Ended to Differential	Non-Inverting
1	Biased; NOTE 1	HIGH	LOW	Single-Ended to Differential	Non-Inverting
Biased; NOTE 1	0	HIGH	LOW	Single-Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single-Ended to Differential	Inverting

#### Table 3B. Clock Input Function Table

### **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, V <sub>O</sub>	-0.5V to V <sub>DDO</sub> + 0.5V
Package Thermal Impedance, $\theta_{JA}$	73.2°C/W (0 lfpm)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

### **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 1.8V \pm 0.2V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		1.6	1.8	2.0	V
I <sub>DD</sub>	Power Supply Current				55	mA

#### Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 1.8V \pm 0.2V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub> Input High Current	Input High Current	CLK_EN	$V_{DD} = V_{IN} = 3.465V$			5	μA
	CLK_SEL	$V_{DD} = V_{IN} = 3.465V$			150	μA	
1		CLK_EN	$V_{DD} = 3.465 V, V_{IN} = 0 V$	-150			μA
IL	Input Low Current CLK_SEL		$V_{DD} = 3.465 V, V_{IN} = 0 V$	-5			μA

#### Table 4C. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 1.8V \pm 0.2V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	nCLK	$V_{DD} = V_{IN} = 3.465V$			5	μA
ΙΗ	IH Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μA
	IIL Input Low Current	nCLK	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μA
IL		CLK	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μA
V <sub>PP</sub>	Peak-to-Peak Voltage	; NOTE 1		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input	Voltage; NOTE 1, 2		0.5		V <sub>DD</sub> – 0.85	V

NOTE 1:  $V_{IL}$  should not be less than -0.3V.

NOTE 2: Common mode input voltage is defined as  $\ensuremath{\mathsf{V}_{\text{IH}}}$  .

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	nPCLK	$V_{DD} = V_{IN} = 3.465V$			5	μA
IН	Input High Current	PCLK	$V_{DD} = V_{IN} = 3.465V$			150	μA
1		nPCLK	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μA
IIL	Input Low Current	PCLK	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μA
V <sub>PP</sub>	Peak-to-Peak Voltage			0.3		1.0	V
V <sub>CMR</sub>	Common Mode Input	Voltage; NOTE 1		1.5		V <sub>DD</sub>	V

#### Table 4D. LVPECL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 1.8V \pm 0.2V$ , $T_A = -40^{\circ}$ C to $85^{\circ}$ C

NOTE 1: Common mode input voltage is defined as  $V_{IH}$ .

#### Table 4E. HSTL DC Characteristics, $V_{DD}$ = 3.3V ± 5%, $V_{DDO}$ = 1.8V ±0.2V, $T_A$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Current; NOTE 1		0.9		1.4	V
V <sub>OL</sub>	Output Low Current; NOTE 1		0		0.4	V
V <sub>OX</sub>	Output Crossover Voltage		40% x (V <sub>OH</sub> – V <sub>OL</sub> ) + V <sub>OL</sub>		60% x (V <sub>OH</sub> – V <sub>OL</sub> ) + V <sub>OL</sub>	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.3	V

NOTE 1: Outputs termination with  $50\Omega$  to ground.

### **AC Electrical Characteristics**

Table 5. AC Characteristics,  $V_{DD}$  = 3.3V ± 5%,  $V_{DDO}$  = 1.8V ±0.2V,  $T_A$  = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency				650	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	$f \le 650 \text{MHz}$	1.0		1.6	ns
<i>t</i> jit Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	f <sub>OUT</sub> = 100MHz, Integration Range: 12kHz - 20MHz		0.082		ps	
		f <sub>OUT</sub> = 120MHz, Integration Range: 12kHz - 20MHz		0.190		ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 3				50	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 4				250	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80% @ 50MHz	250		700	ps
odc	Output Duty Cycle		45		55	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at 500MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at output differential cross points.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

### **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise.* This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio


of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




Offset from Carrier Frequency (Hz)

As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment. The source generator used is, "IFR2042 into a Hewlett Packard 8133A 3GHz Pulse Generator".


### **Parameter Measurement Information**




3.3V/1.8V Output Load AC Test Circuit




**Output Skew** 




**Propagation Delay** 



**Differential Input Level** 




Part-to-Part Skew



**Output Rise/Fall Time** 

## RENESAS

### Parameter Measurement Information, continued




**Output Duty Cycle/Pulse Width/Period** 

### **Applications Information**

### Wiring the Differential Input to Accept Single-Ended Levels

*Figure 2* shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_{REF}$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (R0) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most 50 $\Omega$  applications, R3 and R4 can be 100 $\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V<sub>IL</sub> cannot be less than -0.3V and V<sub>IH</sub> cannot be more than V<sub>CC</sub> + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.





### 3.3V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both differential signals must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 3A to 3F* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.




Figure 3A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 3C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 3E. CLK/nCLK Input Driven by a 3.3V HCSL Driver

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 3A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 3B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 3D. CLK/nCLK Input Driven by a 3.3V LVDS Driver




Figure 3F. CLK/nCLK Input Driven by a 2.5V SSTL Driver

### 3.3V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both signals must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *Figures 4A to 4E* show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The




Figure 4A. PCLK/nPCLK Input Driven by a CML Driver




Figure 4C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 4E. PCLK/nPCLK Input Driven by an SSTL Driver

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 4B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 4D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple

### **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **CLK/nCLK Inputs**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### **PCLK/nPCLK Inputs**


For applications not requiring the use of a differential input, both the PCLK and nPCLK pins can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from PCLK to ground.

### Outputs:

#### **HSTL Outputs**

All unused LVHSTL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### **HSTL Output Termination**



### Schematic Example

*Figure 5* shows a schematic example of the ICS8523I. In this example, the input is driven by an IDT HSTL driver. The decoupling

capacitors should be physically located near the power pin. For ICS8523I, the unused clock outputs can be left floating.




Figure 5. ICS8523I HSTL Buffer Schematic Example

### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS8523I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS8523I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>DD MAX</sub> = 3.465V \* 55mA = 190.6mW
- Power (outputs)<sub>MAX</sub> = 32.6mW/Loaded Output pair If all outputs are loaded, the total power is 4 x 32.6mW = 130.4mW

**Total Power\_**MAX (3.465V, with all outputs switching) = 190.6mW + 130.4mW = **321mW** 

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.321W * 66.6^{\circ}C/W = 106.4^{\circ}C$ . This is well below the limit of  $125^{\circ}C$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 6. Thermal Resitance $\theta_{\text{JA}}$ for 20 Lead TSSOP, Forced Convection


$\theta_{JA}$ by Velocity				
Linear Feet per Minute	0	200	500	
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W	
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W	

# RENESAS

#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the HSTL output pair.

HSTL output driver circuit and termination are shown in Figure 6.



#### Figure 6. HSTL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load.

Pd\_H is power dissipation when the output drives high.

 $\ensuremath{\mathsf{Pd}\_L}$  is the power dissipation when the output drives low.

$$\begin{split} & \mathsf{Pd}\_\mathsf{H} = (\mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}/\mathsf{R}_{\scriptscriptstyle L}) * (\mathsf{V}_{\mathsf{DDO}\_\mathsf{MAX}} \text{-} \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}) \\ & \mathsf{Pd}\_\mathsf{L} = (\mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}/\mathsf{R}_{\scriptscriptstyle L}) * (\mathsf{V}_{\mathsf{DDO}\_\mathsf{MAX}} \text{-} \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}) \end{split}$$

 $Pd_H = (0.9V/50\Omega) * (2V - 0.9V) = 19.8mW$  $Pd_L = (0.4V/50\Omega) * (2V - 0.4V) = 12.8mW$ 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 32.6mW

### **Reliability Information**

Table 7.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 20 Lead TSSOP


	$\theta_{\text{JA}}$ by Velocity		
Linear Feet per Minute	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

#### **Transistor Count**

The transistor count for ICS8523I is: 472

# Package Outline and Package Dimensions

Package Outline - G Suffix for 20 Lead TSSOP



#### **Table 8. Package Dimensions**

All Dimensions in Millimeters			
Symbol	Minimum	Maximum	
N	20		
Α		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	6.40	6.60	
E	6.40 Basic		
E1	4.30	4.50	
е	0.65 Basic		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



## **Ordering Information**

#### Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8523CGILF	ICS8523CGILF	"Lead-Free" 20 Lead TSSOP	Tube	-40°C to 85°C
8523CGILFT	ICS8523CGILF	"Lead-Free" 20 Lead TSSOP	2500 Tape & Reel	-40°C to 85°C

NOTE: "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
В	T5	5	AC Characteristics table - t <sub>PD</sub> row, changed Min. from 1.2ns to 1.0ns.	
В		1	Revised Features section, Bullet 1,6 - took out 1.8V	
В		8 - 10	In the Application Information section, added Schematic Examples.	10/28/02
С	T2 T4D	2 4 5 11 - 12	<ul> <li>Pin Characteristics Table - changed C<sub>IN</sub> 4pF max. to 4pF typical.</li> <li>Absolute Maximum Ratings - changed Output rating.</li> <li>HSTL DC Characteristics Table - changed V<sub>OH</sub> 1V min. to 0.9V min.</li> <li>Power Considerations - changed Total Power Dissipation to reflect V<sub>OH</sub> change.</li> <li>Calculations changed due to new Total Power Dissipation.</li> </ul>	6/23/03
		1	Changed LVHSTL to HSTL throughout data sheet. Features section - added Lead-Free bullet.	9/13/04
С	Т9	9 15	Updated LVPECL Clock Input Interface section. Added Lead-Free marking to Ordering Information table.	
С	Т8	15	Ordering Information Table - in the <i>Part/Order Number</i> and <i>Marking</i> columns, changed die revision from "B" to "C".	
D	T5	6	AC Characteristics Table - changed $t_R/t_F$ minimum from 300ps to 250ps.	3/13/07
		1	Features Section - added Additive Phase Jitter bullets. Pin Assignment has nCLK, nPCLK. Changed CLK, PCLK to nCLK, nPCLK throughout the datasheet.	
	T4C	4	Absolute Maximum Ratings - corrected Outputs Rating.	
	T4D	4	Differential DC Characteristics Table - updated notes.	
	T5	5	LVPECL DC Characteristics Table - updated notes.	
E		5	AC Characteristics Table - added Buffer Additive Phase Jitter specs. Add thermal note and updated NOTE 4.	1/21/11
		6	Added Additive Phase Jitter plot.	
		8	Corrected Output Duty Cycle/Pulse Width/Period diagram.	
		8	Updated Wiring the Differential Input to Accept Single-ended Levels application note.	
		9	Updated 3.3V Differential Clock Input Interface application note.	
		10	Updated 3.3V LVPECL Clock Input Interface application note.	
	_	11	Added HSTL Output Termination diagram.	
	Т9	16	Ordering Information Table - corrected marking.	
Е	Т9	16	Removed leaded orderable parts from Ordering Information table	11/15/12



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.