RENESAS Low Skew, 1-to-4, Crystal Oscillator/ Differential-to-3.3V LVPECL Fanout Buffer

DATA SHEET

8533-11

GENERAL DESCRIPTION

The 8533-11 is a low skew, high performance 1-to-4 Crystal Oscillator/Differential-to-3.3V LVPECL fanout buffer. The 8533-11 has selectable differential clock or crystal inputs. The CLK, nCLK pair can accept most standard differential input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the 8533-11 ideal for those applications demanding well defined performance and repeatability.

FEATURES

- 4 differential 3.3V LVPECL outputs
- Selectable differential CLK, nCLK or crystal inputs
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Maximum output frequency: 650MHz
- Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input
- Output skew: 30ps (maximum)
- Part-to-part skew: 150ps (maximum)
- Propagation delay: 2ns (maximum)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request
- · Lead-Free package fully RoHS compliant

BLOCK DIAGRAM



PIN ASSIGNMENT

V == CLK_EN CLK_SEL CLK SEL CLK C	1 2 3 4 5 6 7 8 9 10	20 19 18 17 16 15 14 13 12 11	Q0 NQ0 Q1 Q1 NQ1 Q2 NQ2 Vcc Q3 NQ3
VCC	10	11	⊔ nQ3

8533-11 20-Lead TSSOP 6.5mm x 4.4mm x 0.92 package body G Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	уре	Description
1	V _{EE}	Power		Negative supply pin.
2	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follows clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTL interface levels.
3	CLK_SEL	Input	Pulldown	Clock select input. When LOW, selects CLK, nCLK input. When HIGH, selects XTAL input. LVCMOS / LVTTL interface levels.
4	CLK	Input	Pulldown	Non-inverting differential clock input.
5	nCLK	Input	Pullup	Inverting differential clock input.
6	XTAL1	Input	Pulldown	Crystal oscillator input.
7	XTAL2	Input	Pullup	Crystal oscillator input.
8, 9	nc	Unused		No connect.
10, 13, 18	V _{cc}	Power		Positive supply pins.
11, 12	nQ3, Q3	Output		Differential clock outputs. LVPECL interface levels.
14, 15	nQ2, Q2	Output		Differential clock outputs. LVPECL interface levels.
16, 17	nQ1, Q1	Output		Differential clock outputs. LVPECL interface levels.
19, 20	nQ0, Q0	Output		Differential clock outputs. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		KΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		KΩ

TABLE 3A. CONTROL INPUT FUNCTION TABLE

	Inputs			Outputs		
CLK_EN	CLK_SEL	Selected Source	Q0:Q3	nQ0:nQ3		
0	0	CLK, nCLK	Disabled; LOW	Disabled; HIGH		
0	1	XTAL1, XTAL2	Disabled; LOW	Disabled; HIGH		
1	0	CLK, nCLK	Enabled	Enabled		
1	1	XTAL1, XTAL2	Enabled	Enabled		

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock or crystal oscillator edge as shown in *Figure 1*.

In the active mode, the state of the outputs are a function of the CLK, nCLK and XTAL1, XTAL2 inputs as described in Table 3B.



FIGURE 1. CLK_EN TIMING DIAGRAM

TABLE 3B.	CLOCK	INPUT	FUNCTION	TABLE
-----------	-------	-------	-----------------	-------

Inp	uts	Outputs		Input to Output Mode	Polarity
CLK	nCLK	Q0:Q3	nQ0:nQ3		Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{cc}	4.6V
Inputs, V _I	-0.5V to V_{cc} + 0.5V
Outputs, I _o Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{J\!A}}$	73.2°C/W (0 lfpm)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{_{\rm CC}}$ = 3.3V±5%, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Power Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				50	mA

TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK_EN, CLK_SEL		2		V _{cc} + 0.3	V
V _{IL}	Input Low Voltage	CLK_EN, CLK_SEL		-0.3		0.8	V
	Input High Current	CLK_EN	$V_{IN} = V_{CC} = 3.465V$			5	μA
'IH		CLK_SEL	$V_{IN} = V_{CC} = 3.465V$			150	μA
	Input Low Current	CLK_EN	V _{IN} = 0V, V _{CC} = 3.465V	-150			μA
1 _{IL}		CLK_SEL	$V_{_{\rm IN}} = 0$ V, $V_{_{\rm CC}} = 3.465$ V	-5			μA

Table 4C. Differential DC Characteristics, $V_{cc} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	nCLK	$V_{\rm CC} = V_{\rm IN} = 3.465 V$			5	μA
' _{IH}		CLK	V _{cc} = V _{IN} = 3.465V			150	μA
	Input Low Current	nCLK	V _{cc} = 3.465V, V _{IN} = 0V	-150			μA
IL.		CLK	V _{cc} = 3.465V, V _{IN} = 0V	-5			μA
V _{pp}	Peak-to-Peak Input	Voltage		0.15		1.3	V
V _{CMR}	Common Mode Inpu NOTE 1, 2	it Voltage;		V _{EE} + 0.5		V _{cc} - 0.85	V

NOTE1: For single ended applications the maximum input voltage for CLK and nCLK is V_{cc} + 0.3V. NOTE 2: Common mode voltage is defined as V_{IH} .

LOW SKEW, 1-TO-4, CRYSTAL OSCILLATOR/ DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

TABLE 4D. LVPECL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 1.0	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 Ω to V_{cc} - 2V.

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	Fundamental		
Frequency		14		25	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

Table 6. AC Characteristics, $V_{cc} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				650	MHz
t _{PD}	Propagation Delay; NOTE 1	$f \le 650 \text{MHz}$	1.0		2.0	ns
tsk(o)	Output Skew; NOTE 2, 5				30	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 5				150	ps
t _R / t _F	Output Rise/Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle; NOTE 4		47	50	53	%

All parameters measured at 500MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: Measured using CLK. For XTAL input, refer to Application Note.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.



PARAMETER MEASUREMENT INFORMATION

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF \simeq V_{cc}/2 is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V_{cc} = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are



designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.



RENESAS

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 4A to 4E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested



FIGURE 4A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER









FIGURE 4C. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER



FIGURE 4E. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE



FIGURE 4D. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

CRYSTAL INPUT INTERFACE

A crystal can be characterized for either series or parallel mode operation. The 8533-11 fanout buffer has a built-in crystal oscillator circuit. This interface can accept either a series or parallel crystal without additional components as shown in *Figure 5*. The physical location of the crystal should be located as close as possible to the XTAL1 and XTAL2 pins.

The experiments show that using a 19.44MHz crystal results in an output frequency of 19.4404746MHz and approximately 44% of duty cycle.



SCHEMATIC EXAMPLE

Figure 6 shows a schematic example of the 8533-11. In this example, the XTAL input is selected. The decoupling capacitors

should be physically located near the power pin. For 8533-11, the unused clock outputs can be left floating.



FIGURE 6. 8533-11 LVPECL BUFFER SCHEMATIC EXAMPLE

Power Considerations

This section provides information on power dissipation and junction temperature for the 8533-11. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 8533-11 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 3.3V + 5\% = 3.465V$, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 50mA = **173.3mW**
- Power (outputs)_{MAX} = 30.2mW/Loaded Output pair
 If all outputs are loaded, the total power is 4 * 30.2mW = 120.8mW

Total Power MAX (3.465V, with all outputs switching) = 173.3mW + 120.8mW = 294.1mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS[™] devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_{total} + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is: $70^{\circ}C + 0.294W * 66.6^{\circ}C/W = 89.58^{\circ}C$. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 7. THERMAL RESISTANCE θ_{JA} FOR 20-PIN TSSOP, FORCED CONVECTION

Cingle Laws DOD JEDEC Otagdard Test Desires	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards	114.5°C/W 73.2°C/W	98.0°C/W 66.6°C/W	88.0°C/W 63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in *Figure 7.*



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination

voltage of V_{cc}- 2V.

• For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 1.0V$

 $(V_{CC_MAX} - V_{OH_MAX}) = 1.0V$

• For logic low, $V_{OUT} = V_{OL_{MAX}} = V_{CC_{MAX}} - 1.7V$

$$(V_{CC_{MAX}} - V_{OL_{MAX}}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

 $Pd_{H} = [(V_{OH_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OH_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - 1V)/50\Omega] * 1V = 20.0mW$

 $Pd_{L} = [(V_{OL_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OL_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30.2mW

RELIABILITY INFORMATION

Table 8. $\theta_{JA} \text{vs.}$ Air Flow Table for 20 Lead TSSOP

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

TRANSISTOR COUNT

The transistor count for 8533-11 is: 428



PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP



TABLE 9. PACKAGE DIMENSIONS

SYMBOL	Mill	imeters
STMBOL	MIN	MAX
Ν		20
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	6.40	6.60
E	6.40	BASIC
E1	4.30	4.50
е	0.65	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MS-153

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Package	Temperature
8533AG-11LF	ICS8533AG11L	20 Lead "Lead-Free" TSSOP	Tube	0°C to 70°C
8533AG-11LFT	ICS8533AG11L	20 Lead "Lead-Free" TSSOP	Tape and Reel	0°C to 70°C

	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
D		3	Revised Figure 1, CLK_EN Timing Diagram.	10/18/01		
D		3	Revised Figure 1, CLK_EN Timing Diagram.	11/2/01		
D		8-10	Deleted Crystal Oscillator Circuit Frequency Fine Tuning section from datasheet.	12/11/01		
D	T5	5	Shortened Crystal Characteristics table. ESR row, values have changed from 50Ω Min, 80Ω Max. to 70Ω Max.			
D		8	Added Termination for LVPECL Outputs section.	5/28/02		
D		6	Output Load Test Circuit diagram - corrected V _{EE} equation to read, V _{EE} = -1.3V \pm 0.165V from V _{EE} = -1.3V \pm 0.135V.	10/3/02		
	T2	2	Pin Characteristics Table - changed C_{IN} from 4pF max. to 4pF typical.			
	T4B	4	Absolute Maximum Ratings - revised Output rating.			
	T4D	4	LVCMOS DC Characteristics Table - changed V_{H} max. from 3.765V to			
	T5	5	V _{cc} + 0.3V.			
		5	LVPECL DC CHaracteristics Table - changed V _{SWING} max. from 0.85V to 1.0V.			
F		5	Crystal Characteristics Table - changed ESR from 70Ω max. to 50Ω max.	10/30/03		
		7	AC Characteristics Table - deleted oscTOL row from table.	10/30/03		
		7	Updated Single Ended Signal Driving Differential Input Diagram.			
		8	Updated LVPECL Output Termination Diagrams.			
		9	Added Differential Clock Input Interface section.			
		9	Added Crystal section.			
		-	Added Schematic Example.			
E		1	Features Section - added Lead-Free bullet.	12/14/04		
	T10	14	Ordering Information Table - added "Lead-Free" part number.	12/14/04		
E	T10	14	Ordering Information Table - removed leaded devices. Updated data sheet format.	7/9/15		



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.