

GENERAL DESCRIPTION


The ICS8535I-01 is a low skew, high performance 1-to-4 LVCMOS/LVTTL-to-3.3V LVPECL fanout buffer. The ICS8535I-01 has two single ended clock inputs. the single ended clock input accepts LVCMOS or LVTTL input levels and translate them to 3.3V LVPECL levels. The clock enable is internally synchronized to eliminate runt clock pulses on the output during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS8535I-01 ideal for those applications demanding well defined performance and repeatability.


FEATURES

- Four differential 3.3V LVPECL outputs
- Selectable CLK0 or CLK1 inputs for redundant and multiple frequency fanout applications
- CLK0 or CLK1 can accept the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 266MHz
- Translates LVCMOS and LVTTL levels to 3.3V LVPECL levels
- Output skew: 30ps (maximum)
- Part-to-part skew: 250ps (maximum)
- Propagation delay: 1.9ns (maximum)
- Jitter, RMS: < 0.09ps (typical)
- · 3.3V operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS compliant packages

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS8535I-01 20-Lead TSSOP 4.4mm x 6.5mm x 0.92mm body package G Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/ре	Description
1	V _{EE}	Power		Negative supply pin.
2	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTL interface levels.
3	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1 input. When LOW, selects CLK0 input. LVCMOS / LVTTL interface levels.
4	CLK0	Input	Pulldown	LVCMOS / LVTTL clock input.
6	CLK1	Input	Pulldown	LVCMOS / LVTTL clock input.
5, 7, 8, 9	nc	Unused		No connect.
10, 13, 18	V _{cc}	Power		Positive supply pins.
11, 12	nQ3, Q3	Output		Differential output pair. LVPECL interface levels.
14, 15	nQ2, Q2	Output		Differential output pair. LVPECL interface levels.
16, 17	nQ1, Q1	Output		Differential output pair. LVPECL interface levels.
19, 20	nQ0, Q0	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ



TABLE 3A. CONTROL INPUT FUNCTION TABLE

Inputs			Outputs		
CLK_EN	CLK_SEL	Selected Source	Q0:Q3	nQ0:nQ3	
0	0	CLK0	Disabled; LOW	Disabled; HIGH	
0	1	CLK1	Disabled; LOW	Disabled; HIGH	
1	0	CLK0	Enabled	Enabled	
1	1	CLK1	Enabled	Enabled	

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as show in Figure 1. In the active mode, the state of the outputs are a function of the CLK0 and CLK1 inputs as described in Table 3B.




FIGURE 1. CLK_EN TIMING DIAGRAM

TABLE 3B. CLOCK INPUT FUNCTION TABLE

Inputs	Out	outs
CLK0 or CLK1	Q0:Q3	nQ0:nQ3
0	LOW	HIGH
1	HIGH	LOW



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_{i} -0.5V to V_{cc} + 0.5V

Outputs, I_o

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, $\theta_{JA} = 73.2^{\circ}\text{C/W}$ (0 lfpm) Storage Temperature, $T_{STG} = -65^{\circ}\text{C}$ to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{cc} = 3.3V \pm 5\%$, $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.135	3.3	3.465	٧
I _{EE}	Power Supply Current				55	mA

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
Marian Maria Mala ana		CLK0, CLK1		2		V _{cc} + 0.3	V
V _{IH}	Input High Voltage	CLK_EN, CLK_SEL		2		V _{cc} + 0.3	V
	Input Low Voltage	CLK0, CLK1		-0.3		1.3	V
V _{IL}		CLK_EN, CLK_SEL		-0.3		0.8	V
	Innut Lliab Current	CLK0, CLK1, CLK_SEL	$V_{IN} = V_{CC} = 3.465V$			150	μΑ
I IH	Input High Current	CLK_EN	$V_{IN} = V_{CC} = 3.465V$			5	μΑ
	Input Low Current	CLK0, CLK1, CLK_SEL	$V_{IN} = 0V, V_{CC} = 3.465V$	-5			μΑ
I		CLK_EN	$V_{IN} = 0V, V_{CC} = 3.465V$	-150			μΑ

Table 4C. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 Ω to $\rm V_{\rm cc}$ - 2V.



Table 5. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				266	MHz
t _{PD}	Propagation Delay; NOTE 1	<i>f</i> ≤ 266MHz	1.0		1.9	ns
tsk(o)	Output Skew; NOTE 2, 4				30	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				250	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section			0.09		ps
t _R / t _F	Output Rise/Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		48	50	52	%

All parameters measured at 266MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the $V_{\rm cc}/2$ of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



ADDITIVE PHASE JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the dBc Phase Noise. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a dBc value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




OFFSET FROM CARRIER FREQUENCY (Hz)


As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The

device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.




PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT


PART-TO-PART SKEW






OUTPUT SKEW

OUTPUT RISE/FALL TIME





PROPAGATION DELAY

OUTPUT DUTY CYCLE/ PULSE WIDTH/PERIOD



APPLICATION INFORMATION

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

OUTPUTS:

CLK INPUT:

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the CLK input to ground.

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

LVPECL OUTPUT:

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 2A and 2B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 2A. LVPECL OUTPUT TERMINATION




FIGURE 2B. LVPECL OUTPUT TERMINATION



SCHEMATIC EXAMPLE

Figure 3 shows a schematic example of the ICS8535I-01. In this example, the CLK0 input is selected. The decoupling capacitors should be physically located near the power pin. For ICS8535I-01, the unused clock outputs can be left floating.




FIGURE 3. ICS8535I-01 LVPECL BUFFER SCHEMATIC EXAMPLE

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8535I-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8535I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{CC MAX} * I_{EE MAX} = 3.465 V * 55 mA =$ **190.6 mW**
- Power (outputs)_{MAX} = 30mW/Loaded Output pair If all outputs are loaded, the total power is $4 \times 30 \text{mW} = 120 \text{mW}$

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 190.6mW + 120mW = 310.6mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj = θ_{IA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_{Λ} = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ , must be used. Assuming a moderate air low of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.311W * 66.6°C/W = 105.7°C. This is well below the limit of 125°C.

This calculation is only an example, and the Tj will obviously vary depending on the number of outputs that are loaded, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 20-pin TSSOP, Forced Convection

θ _{JA} by Velocity (Linear Feet per Minute)					
	0	200	500		
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W		
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W		


NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 4.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.9V$$

$$(V_{CC_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V$$

$$(V_{CC_MAX} - V_{OL_MAX}) = 1.7V$$

Pd H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

RELIABILITY INFORMATION

Table 7. $\theta_{JA} \text{vs. Air Flow Table for 20 Lead TSSOP}$

θ_{JA} by Velocity (Linear Feet per Minute)

500 200 Single-Layer PCB, JEDEC Standard Test Boards 114.5°C/W 98.0°C/W 88.0°C/W Multi-Layer PCB, JEDEC Standard Test Boards 73.2°C/W 66.6°C/W 63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8535I-01 is: 412



PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWIBOL	Minimum	Maximum
N	2	0
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	6.40	6.60
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

REFERENCE DOCUMENT: JEDEC Publication 95, MO-153



TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8535AGI-01LF	8535AI01L	20 lead "Lead Free" TSSOP	Tray	-40°C to +85°C
8535AGI-01LFT	8535AI01L	20 lead "Lead Free" TSSOP	2500 Tape and Reel	-40°C to +85°C

NOTE: "LF" suffix to the part number are the PB-free configuration, RoHS compliant



	REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date			
Α		9	Added Termination for LVPECL Output section.	5/29/02			
	Т9	14	Revised Marking on Ordering Information Table.	3/23/02			
A		6	Output Load Test Circuit - corrected V _{EE} equation to read	10/4/02			
			$"V_{EE} = -0.5V \pm 0.165V"$ from $"V_{EE} = -0.5V \pm 0.135V"$.	10/1/02			
В	T5 5 AC Characteristics table - changed tsk(pp) from 200ps max. to 250ps. max		12/16/02				
			Update format.	12,10,02			
С	8 Added Schematic Example in the Application Section.		1/20/03				
		4	LVPECL Table - changed V _{SWING} 0.85V Max. to 1.0V Max.	1/20/00			
		1	Added RMS Jitter to Features section.				
	T2	2	Pin Characteristics Table - changed C _{IN} from 4pF max. to 4pF typical.				
		4	Revised Absolute Maximum Ratings Output.				
D	T5	5	AC Characteritsics Table - added RMS Jitter.	12/4/03			
		6	Added Additive Phase Jitter Section.				
		8	Revised LVPECL Output Termination diagrams.				
		14	Added "Lead Free" Part/Order Number rows.				
E			Corrected Ambient Operating Temperature range from 0° - 70°C to -40°C - 85°C.	1/14/04			
	T4A	4	Power Supply Current, changed I _{EE} back to 55mA max. from 50mA max.				
E	Т9	14	Ordering Information Table - corrected temperature range.	6/24/04			
Е	Т9	14	Ordering Information Table - Lead-Free Marking from 8535AGI01L to 8535AI01L	9/10/04			
		8	Added Recommendations for Unused Input and Output Pins				
E	Т9	14	Ordering Information Table - corrected marking from ICS8535AGI01 to ICS8535AI-01.	4/21/06			
	T4C	4	LVPECL DC Characteristics Table -corrected V _{OH} max. from V _{CC} - 1.0V to				
F			V _{cc} - 0.9V.	4/12/07			
「		10 - 11	Power Considerations - corrected power dissipation to reflect V _{OH} max in Table	4/12/07			
			4C.				
			Updated datasheet's header/footer with IDT from ICS.				
F	Т9	14	Removed ICS prefix from Part/Order Number column.	10/4/10			
\vdash	T4C	16 4	Added Contact Page.	E /00 /4 C			
F	140	4	Corrected V _{OH} Max from 0.9V to V _{CC} - 0.9V	5/28/13			



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.