

GENERAL DESCRIPTION

The ICS8752I is a low voltage, low skew LVCMOS clock generator. With output up to 240MHz, the ICS8752I is targeted for high performance clock applications. Along with a fully integrated PLL, the ICS8752I contains frequency configurable outputs and an external feedback input for regenerating clocks with "zero delay".

Dual clock inputs, CLK0 and CLK1, support redundant clock applications. The CLK_SEL input determines which reference clock is used. The output divider values of Bank A and B are controlled by the DIV_SELA0:1, and DIV_SELB0:1, respectively.

For test and system debug purposes, the PLL_SEL input allows the PLL to be bypassed. When HIGH, the MR/nOE input resets the internal dividers and forces the outputs to the high impedance state.

The low impedance LVCMOS outputs of the ICS8752I are designed to drive terminated transmission lines. The effective fanout of each output can be doubled by utilizing the ability of each output to drive two series terminated transmission lines.


FEATURES

- Fully integrated PLL
- 8 LVCMOS outputs, 7Ω typical output impedance
- Selectable LVCMOS CLK0 or CLK1 inputs for redundant clock applications
- Input/Output frequency range: 18.33MHz to 240MHz at $V_{\rm CC}$ = 3.3V \pm 5%
- VCO range: 220MHz to 480MHz
- External feedback for "zero delay" clock regeneration
- Cycle-to-cycle jitter: 75ps (maximum), (all outputs are the same frequency)
- Output skew: 100ps (maximum)
- Bank skew: 55ps (maximum)
- Full 3.3V or 2.5V supply voltage
- -40°C to 85°C ambient operating temperature
- · Lead-Free package fully RoHS compliant

BLOCK DIAGRAM

PLL_SEL PLL FB_IN-PHASE CLK0 -0 VCO CLK1 CLK SEL DIV_SELA1 OA3 DIV_SELA0. 01 10 DIV SELB1_ OB2 DIV_SELB0 _ MR/nOE _

PIN ASSIGNMENT



© 2019 Renesas Electronics Corporation



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1, 2	DIV_SELB0, DIV_SELB1	Input	Pulldown	Determines output divider values for Bank B as described in Table 3. LVCMOS / LVTTL interface levels.
3, 4	DIV_SELA0, DIV_SELA1	Input	Pulldown	Determines output divider values for Bank A as described in Table 3. LVCMOS / LVTTL interface levels.
5	MR/nOE	Input	Pulldown	When logic HIGH, the internal dividers are reset and the outputs are disabled. When logic LOW, the master reset is disabled and the outputs are enabled. LVCMOS / LVTTL interface levels.
6	CLK0	Input	Pulldown	Clock input. LVCMOS / LVTTL interface levels.
7, 13, 17, 24, 28, 29	GND	Power		Power supply ground.
8	FB_IN	Input	Pulldown	Feedback input to phase detector for generating clocks with "zero delay". LVCMOS / LVTTL interface levels.
9	CLK_SEL	Input	Pulldown	Clock select input. Selects between CLK0 or CLK1 as phase detector reference. When LOW, selects CLK0. When HIGH, selects CLK1. LVCMOS / LVTTL interface levels.
10	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
11, 32	$V_{\scriptscriptstyle DD}$	Power		Core supply pins.
12	CLK1	Input	Pulldown	Clock input. LVCMOS / LVTTL interface levels.
14, 15, 18, 19	QA0, QA1, QA2, QA3	Output		Bank A clock outputs. 7Ω typical output impedance. LVCMOS / LVTTL interface levels.
16, 20, 21, 25	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.
22, 23, 26, 27	QB0, QB1, QB2, QB3	Output		Bank B clock outputs. 7Ω typical output impedance. LVCMOS / LVTTL interface levels.
30	nc	Unused		No connect.
31	PLL_SEL	Input	Pullup	Selects between the PLL and CLK0 or CLK1 as the input to the dividers. When HIGH selects PLL. When LOW selects CLK0 or CLK1. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
C _{PD}	Power Dissipation Capacitance (per output)	V_{DDA} , V_{DD} , $V_{DDO} = 3.465V$		23		pF
R _{OUT}	Output Impedance			7		Ω



TABLE 3. CONTROL INPUT FUNCTION TABLE

			Inputs				Out	tputs
MR/nOE	PLL_SEL	CLK_SEL	DIV_ SELA1	DIV_ SELA0	DIV_ SELB1	DIV_ SELB0	QAx	QBx
1	Х	Х	Х	Х	Х	Х	Hi-Z	Hi-Z
0	1	Х	0	0	0	0	fVCO/2	fVCO/4
0	1	Х	0	1	0	1	fVCO/4	fVCO/6
0	1	Х	1	0	1	0	fVCO/6	fVCO/8
0	1	Х	1	1	1	1	fVCO/8	fVCO/12
0	0	0	0	0	0	0	fCLK0/2	fCLK0/4
0	0	0	0	1	0	1	fCLK0/4	fCLK0/6
0	0	0	1	0	1	0	fCLK0/6	fCLK0/8
0	0	0	1	1	1	1	fCLK0/8	fCLK0/12
0	0	1	0	0	0	0	fCLK1/2	fCLK1/4
0	0	1	0	1	0	1	fCLK1/4	fCLK1/6
0	0	1	1	0	1	0	fCLK1/6	fCLK1/8
0	0	1	1	1	1	1	fCLK1/8	fCLK1/12

NOTE: For normal operation, MR/nOE is LOW. When MR/nOE is HIGH, all ouputs are disabled.

TABLE 4A. QA OUTPUT FREQUENCY W/FB_IN = QB

				Inputs					Outputs
FB_IN	DIV_ SELB1	DIV_ SELB0	QB Output Divider Mode		.K1 (MHz) TE 1)	DIV_ SELA1	DIV_ SELA0	QA Output Divider Mode	QA Multiplier (NOTE 2)
	SELDI	SELBU	(NOTE 2)	Minimum	Maximum	SELAT	SELAU	Divider Mode	(NOTE 2)
						0	0	÷2	2
QB	0	0	÷4	55	120	0	1	÷4	1
QB	0	0	÷4	33	120	1	0	÷6	0.667
						1	1	÷8	0.5
						0	0	÷2	3
OB				36.66	00	0	1	÷4	1.5
QB	0	1	÷6		80	1	0	÷6	1
						1	1	÷8	0.75
						0	0	÷2	4
QB	1		. 0	27.5	60	0	1	÷4	2
QB	'	0	÷8	27.5	60	1	0	÷6	1.33
						1	1	÷8	1
						0	1	÷2	6
OB	1		. 10	10.00	40	0	1	÷4	3
QB	'	1	÷12	18.33	40	1	0	÷6	2
						1	1	÷8	1.5

NOTE 1: VCO frequency range is 220MHz to 480MHz.

NOTE 2: QA output frequency equal to CLKx frequency times the multiplier;

QB output frequency equal to CLKx.



TABLE 4B. QB OUTPUT FREQUENCY W/FB_IN = QA

				Inputs	3				Outputs															
FB_IN	DIV_	DIV_	QA Output Divider Mode		.K1 (MHz) TE 1)	DIV_	DIV_	QB Output	QB Multiplier															
_	SELA1	SELA0	(NOTE 2)	Minimum	Maximum	SELB1	SELB0	Divider Mode	(NOTE 2)															
						0	0	÷4	0.5															
QA	0	0	÷2	110	240	0	1	÷6	0.333															
									(NOTE 3)	1	0	÷8	0.25											
						1	1	÷12	0.167															
						0	0	÷4	1															
	_		4	55	EE	100	0	1	÷6	0.667														
QA	0	1	÷4	55	120	1	0	÷8	0.5															
						1	1	÷12	0.333															
						0	0	÷4	1.5															
QA	1	0	0	36.66	36.66	36.66	36.66	00.00	00.00	00.00		00.00	00.00	00.00	00	0	1	÷6	1					
QA	'	U	÷6					80	1	0	÷8	0.75												
						1	1	÷12	0.5															
						0	1	÷4	2															
QA	1	1	÷8	07.5	60	0	1	÷6	1.333															
QA	'	'	÷δ	27.5	27.5	27.5	27.5	27.5	27.5	27.5	27.5	27.5	27.5	27.5	27.5	27.5	27.5	27.5	27.5	00	1	0	÷8	1
						1	1	÷12	0.667															

NOTE 1: VCO frequency range is 220MHz to 480MHz.

NOTE 2: QB output frequency equal to CLKx frequency times the multiplier;

QA output frequency equal to CLKx. NOTE 3: Maximum frequency of 240MHz valid for $V_{\rm CC}$ = 3.3V ± 5% only.



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

 $\begin{array}{ll} \text{Inputs, V}_{\text{I}} & \text{-0.5V to V}_{\text{DD}} + \text{0.5V} \\ \text{Outputs, V}_{\text{O}} & \text{-0.5V to V}_{\text{DDO}} + \text{0.5V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & \text{47.9°C/W (0 lfpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & \text{-65°C to 150°C} \end{array}$

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 5A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDA}	Analog Supply Voltage		3.135	3.3	3.465	V
V _{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current				105	mA
I _{DDA}	Analog Supply Current				15	mA
I _{DDO}	Output Supply Current				20	mA

Table 5B. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		2.375	2.5	2.625	V
V _{DDA}	Analog Supply Voltage		2.375	2.5	2.625	V
V _{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				100	mA
I _{DDA}	Analog Supply Current				15	mA
I _{DDO}	Output Supply Current				20	mA



 $\textbf{TABLE 5B. LVCMOS/LVTTL DC Characteristics, } V_{DD} = V_{DDA} = V_{DDO} = 3.3 V \pm 5\% \text{ or } 2.5 V \pm 5\%, TA = -40 ^{\circ}\text{C to } 85 ^{\circ}\text{C}$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Vol	taga	$V_{DD} = 3.3V$	2		V _{DD} + 0.3	V
V _{IH}	Input High voi	lage	$V_{DD} = 2.5V$	1.7		$V_{DD} + 0.3$	V
V	Input Low Volt	togo	$V_{DD} = 3.3V$	-0.3		0.8	V
V _{IL}	Input Low Volt	lage	$V_{DD} = 2.5V$	-0.3		0.7	V
I _{IH}	Input High Current	DIV_ SELx0, DIV_SELx1, CLK0, CLK1, FB_IN, CLK_SEL, MR/nOE	$V_{DD} = V_{IN} = 3.465V$ or 2.625V			150	μΑ
	ŭ	PLL_SEL	$V_{DD} = V_{IN} = 3.465V$ or 2.625V			5	μΑ
I _{IL}	Input Low Current	DIV_SELx0, DIV_SELx1, CLK0, CLK1, FB_IN, CLK_SEL, MR/nOE	$V_{DD} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-5			μΑ
	Low Current	PLL_SEL	$V_{DD} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-150			μΑ
V	Output High Voltage; NOTE 1		$V_{DDO} = V_{IN} = 3.465V$	2.6			V
V _{OH}	Cuiput High v	olage, NOTE T	$V_{DDO} = V_{IN} = 2.625V$	1.8			V
V _{OL}	Output Low Vo	oltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50Ω to $V_{DDO}/2$. See Parameter Measurement Information section, "Output Load Test Circuit" diagrams.

Table 6A. PLL Input Reference Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
1	Input Reference Frequency NOTE: Input reference frequency is limited by the divider selection and the VCO lock range.		20		240	MHz

Table 6B. PLL Input Reference Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Reference Frequency NOTE: Input reference frequency is limited by the divider selection and the VCO lock range.		20		120	MHz



Table 7A. AC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
			÷2	110		240	MHz
			÷4	55		120	MHz
f _{out}	Output Frequen	cy (PLL Mode)	÷6	36.67		80	MHz
			÷8	27.5		60	MHz
			÷12	18.33		40	MHz
f _{vco}	PLL VCO Lock	Range		220		480	MHz
t(Ø)	Static Phase Offset; NOTE 1		fVCO = 400MHz, Feedback ÷ 8	-30	70	170	ps
tsk(b)	Bank Skew; NO	TE 2, 4	Measured on rising edge at V _{DDO} /2			55	ps
tsk(o)	Output Skew; N	OTE 3, 4	Measured on rising edge at V _{DDO} /2			100	ps
tjit(cc)	Cycle-to-Cycle	Different Frequencies on Different Banks				400	ps
ijit(CC)	Jitter; NOTE 4	All Outputs at Same Frequency				75	ps
t_	PLL Lock Time					1	mS
t _R /t _F	Output Rise/Fall Time		20% to 80%	400		950	ps
odc	Output Duty Cy	cle		47	50	53	%

All parameters measured at f_{MAX} unless noted otherwise. NOTE 1: Defined as the time difference between the input clock and the average feedback input signal, when the PLL is locked and the input reference frequency is stable.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V_{DDO}/2.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



Table 7B. AC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$, Ta = -40°C to 85° C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
			÷2	110		240	MHz
			÷4	55		120	MHz
f _{out}	Output Frequen	cy (PLL Mode)	÷6	36.67		80	MHz
			÷8	27.5		60	MHz
			÷12	18.33		40	MHz
f _{vco}	PLL VCO Lock	Range		220		480	MHz
t(Ø)	Static Phase Offset; NOTE 1		fVCO = 400MHz Feedback ÷ 8	-90	50	190	ps
tsk(b)	Bank Skew; NC	OTE 2, 4	Measured on rising edge at V _{DDO} /2			55	ps
tsk(o)	Output Skew; N	OTE 3, 4	Measured on rising edge at V _{DDO} /2			90	ps
tjit(cc)	Cycle-to-Cycle	Different Frequencies on Different Banks				400	ps
ijit(CC)	Jitter; NOTE 4	All Outputs at Same Frequency				75	ps
t_	PLL Lock Time					1	mS
$t_{\rm R}/t_{\rm F}$	Output Rise/Fall Time		20% to 80%	400		950	ps
odc	Output Duty Cy	cle		45	50	55	%

All parameters measured at f_{MAX} unless noted otherwise.

NOTE 1: Defined as the time difference between the input clock and the average feedback input signal, when the PLL is locked and the input reference frequency is stable.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.


NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at $V_{\text{DDO}}/2$.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT (Where X denotes outputs in the same Bank)


2.5V OUTPUT LOAD AC TEST CIRCUIT






OUTPUT SKEW

BANK SKEW





1000 Cycles



CYCLE-TO-CYCLE JITTER

STATIC PHASE OFFSET





OUTPUT RISE/FALL TIME



RELIABILITY INFORMATION

Table 7. $\theta_{\text{JA}} \text{vs. Air Flow Table for 32 Lead LQFP}$

θ_{AA} by Velocity (Linear Feet per Minute)

 0
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8752I is: 1546



PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS							
SYMBOL	ВВА						
	MINIMUM	NOMINAL	MAXIMUM				
N	32						
Α			1.60				
A1	0.05		0.15				
A2	1.35	1.40	1.45				
b	0.30	0.37	0.45				
С	0.09		0.20				
D	9.00 BASIC						
D1	7.00 BASIC						
D2	5.60 Ref.						
E	9.00 BASIC						
E1	7.00 BASIC						
E2	5.60 Ref.						
е	0.80 BASIC						
L	0.45	0.60	0.75				
θ	0°		7°				
ccc			0.10				

Reference Document: JEDEC Publication 95, MS-026



Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8752CYI	ICS8752CYI	32 Lead LQFP	tray	-40°C to 85°C
8752CYIT	ICS8752CYI	32 Lead LQFP	1000 tape & reel	-40°C to 85°C
8752CYILF	ICS8752CYILF	32 Lead "Lead-Free" LQFP	tray	-40°C to 85°C
8752CYILFT	ICS8752CYILF	32 Lead "Lead-Free" LQFP	1000 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change			
	7A & 7B	6 & 8	AC Characterisitics tables, Static Phase Offset/Test Conditions -			
Α			changed Feedback ÷ 4 to Feedback ÷ 8.	6/17/02		
	7B	8	Bank Skew should read 55ps Max. from 40ps Max.			
Α	1	2	Pin Description Table - revised MR/nOE description.	8/19/02		
		1	Features Section - added Lead-Free Bullet			
	T1	2	Pin Description Table - correct Pin 5, MR/nOE.			
В	T2	2	Pin Characteristics Table - changed C _{IN} from 4pF max. to 4pF typical.	5/2/05		
	T9	12	Added Lead-Free part number.			
			Updated datasheet format.			
			Updated datasheet's header/footer with IDT from ICS.			
С	T9	12	Removed ICS prefix from Part/Order Number column. Added LF marking.	7/30/10		
		14	Added Contact Page.			



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.