# RENESAS

## 9ZXL06x2E/9ZXL08xxE/9ZXL12x2E

6 to 12-Output Buffers for PCIe Gen1-5 and UPI with SMBus Write Protect

The 9ZXL revision E family of Zero-Delay/Fanout Buffers (ZDB, FOB) with SMBus Write Protect are 2nd-generation enhanced performance buffers for PCIe and CPU applications. The devices have hardware SMBUS write protection to prevent accidental writes. The family meets all published QPI/UPI, DB2000Q and PCIe Gen1–5 jitter specifications. Devices range from 6 to 12 outputs, with each output having an OE# pin to support the PCIe CLKREQ# function for low power states. All devices meet DB2000Q, DB1200ZL and DB800ZL jitter and skew requirements.

### Applications

- Servers/High-performance Computing
- nVME Storage
- Networking
- Accelerators
- Industrial Control

### **Key Specifications**

- Fanout Buffer Mode additive phase jitter:
  - PCIe Gen5 CC, UPI > 20Gb/s < 24fs RMS
  - DB2000Q additive jitter < 39fs RMS
  - QPI/UPI 11.4GB/s < 40fs RMS
  - IF-UPI additive jitter < 70fs RMS
- ZDB Mode phase jitter:
  - PCIe Gen5 CC, UPI > 20Gb/s < 22fs RMS
  - QPI/UPI 11.4GB/s < 120fs RMS
  - IF-UPI additive jitter < 130fs RMS
- Cycle-to-cycle jitter < 50ps</li>
- Output-to-output skew < 50ps</li>

### Features

- SMBus Write Protect pin prevents SMBus against accidental writes
- 6–12 Low-power HCSL (LP-HCSL) outputs
- Integrated terminations eliminate up to 4 resistors per output pair
- Dedicated OE# pins support PCIe CLKREQ#
  function
- Up to 9 selectable SMBus addresses (9ZXL12xx, 9ZXL0853)
- Selectable PLL bandwidths minimizes jitter peaking in cascaded PLL topologies
- Hardware/SMBus control of ZDB and FOB modes
   allow change without power cycle
- Spread spectrum compatible
- 1–400MHz FOB operation (all devices)
- 100MHz and 133.33MHz ZDB mode (9ZXL12xx, 9ZXL08xx)
- 100MHz ZDB mode (9ZXL06xx)
- -40°C to +85°C operating temperature range
- Packages: See Ordering Information for more details

### **PCIe Cocking Architectures**

- Common Clocked (CC)
- Independent Reference (IR) with and without spread spectrum (SRIS, SRNS)



## Contents

1.	Over	view	3
	1.1	Block Diagram	3
2.	Pin I	nformation	4
	2.1	9ZXL06x2E Pin Assignments	4
	2.2	9ZXL08x2E Pin Assignments	5
	2.3	9ZXL0853E Pin Assignments	6
	2.4	9ZXL12x2E Pin Assignments	7
	2.5	Pin Descriptions	7
3.	Spec	cifications	11
	3.1	Absolute Maximum Ratings	11
	3.2	ESD Ratings	11
	3.3	Thermal Specifications	11
	3.4	Electrical Specifications	13
4.	Pow	er Management	21
5.	Test	Loads	21
6.	Gene	eral SMBus Serial Interface Information	23
	6.1	How to Write	23
	6.2	How to Read	23
7.	Pack	age Outline Drawings	27
8.	Mark	ing Diagrams	27
	8.1	9ZXL06x2E	27
	8.2	9ZXL08xxE	28
	8.3	9ZXL12x2E	28
9.	Orde	ring Information	29
10.	Revi	sion History	30



## 1. Overview

### 1.1 Block Diagram





## 2. Pin Information

### 2.1 9ZXL06x2E Pin Assignments



Pins with v prefix have internal 120kohm pull-down





### 2.2 9ZXL08x2E Pin Assignments



Pins with v prefix have internal 120kohm pull-up Pins with v prefix have internal 120kohm pull-down

Figure 2. Pin Assignment for 6 × 6 mm 48-VFQFPN Package – Top View



### 2.3 9ZXL0853E Pin Assignments



Pins with ^ prefix have internal 120kohm pull-up Pins with v prefix have internal 120kohm pull-down

Figure 3. Pin Assignment for 6 × 6 mm 48-VFQFPN Package – Top View



### 2.4 9ZXL12x2E Pin Assignments



9 × 9 mm, 0.5mm pitch 64-VFQFPN Pins with ^ prefix have internal 120kohm pull-up Pins with v prefix have internal 120kohm pull-down

Figure 4. Pin Assignment for 9 × 9 mm 64-VFQFPN Package – Top View

## 2.5 Pin Descriptions

#### Table 1. Pin Descriptions

Name	Туре	Description	9ZXL12x2 Pin No.	9ZXL08x2 Pin No.	9ZXL0853 Pin No.	9ZXL06x2 Pin No.
^100M_133M#	Latched In	3.3V Input to select operating frequency. This pin has an internal pull-up resistor. See <hyperlink>Frequency Selection (PLL Mode) table for definition.</hyperlink>	4	47	47	-
^CKPWRGD_PD#	Input	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.	6	1	1	3

Name	Туре	Description	9ZXL12x2 Pin No.	9ZXL08x2 Pin No.	9ZXL0853 Pin No.	9ZXL06x2 Pin No.
^HIBW_BYPM_LO BW#	Latched In	Tri-level input to select High BW, Bypass or Low BW Mode. This pin has an internal pull-up resistor. See <hyperlink>PLL Operating Mode table for details.</hyperlink>	5	48	48	2
DIF_IN	Input	HCSL true input.	9	4	3	6
DIF_IN#	Input	HCSL complementary input.	10	5	4	7
DIF0	Output	Differential true clock output.	17	13	13	14
DIF0#	Output	Differential complementary clock output.	18	14	14	15
DIF1	Output	Differential true clock output.	21	16	16	17
DIF1#	Output	Differential complementary clock output.	22	17	17	18
DIF10	Output	Differential true clock output.	59	-	-	-
DIF10#	Output	Differential complementary clock output.	60	-	-	-
DIF11	Output	Differential true clock output.	63	-	-	-
DIF11#	Output	Differential complementary clock output.	64	-	-	-
DIF2	Output	Differential true clock output.	26	21	21	23
DIF2#	Output	Differential complementary clock output.	27	22	22	24
DIF3	Output	Differential true clock output.	30	25	25	26
DIF3#	Output	Differential complementary clock output.	31	26	26	27
DIF4	Output	Differential true clock output.	34	28	28	33
DIF4#	Output	Differential complementary clock output.	35	29	29	34
DIF5	Output	Differential true clock output.	38	32	32	36
DIF5#	Output	Differential complementary clock output.	39	33	33	37
DIF6	Output	Differential true clock output.	42	35	35	-
DIF6#	Output	Differential complementary clock output.	43	36	36	-
DIF7	Output	Differential true clock output.	46	39	39	-
DIF7#	Output	Differential complementary clock output.	47	40	40	-
DIF8	Output	Differential true clock output.	50	-	-	-
DIF8#	Output	Differential complementary clock output.	51	-	-	-
DIF9	Output	Differential true clock output.	54	-	-	-
DIF9#	Output	Differential complementary clock output.	55	-	-	-
EPAD	GND	Connect EPAD to ground.	65	49	49	41
FBOUT_NC	Output	True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.	16	9	10	11
FBOUT_NC#	Output	Complementary half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.	15	8	9	10
GND	GND	Ground pin.	23	49	49	41

### Table 1. Pin Descriptions (Cont.)

Name	Туре	Description	9ZXL12x2 Pin No.	9ZXL08x2 Pin No.	9ZXL0853 Pin No.	9ZXL06x2 Pin No.
GND	GND	Ground pin.	33	49	49	41
GND	GND	Ground pin.	41	49	49	-
GND	GND	Ground pin.	48	49	49	-
GND	GND	Ground pin.	58	-	-	-
GNDA	GND	Ground pin for the PLL core.	2	49	49	41
GNDR	GND	Analog ground pin for the differential input (receiver).	7	2	49	4
NC	_	No connect.	-	12,20,43,45	20,43,45	30
SMBCLK	Input	Clock pin of SMBUS circuitry.	13	7	7	9
SMBDAT	I/O	Data pin of SMBUS circuitry.	12	6	6	8
VDD	Power	Power supply, nominally 3.3V.	24	10,15,19, 27,34,38,42	11,15,19, 27,34,38, 42	12,16,20, 21,25,29, 31,35,39
VDD	Power	Power supply, nominally 3.3V.	40	-	-	-
VDD	Power	Power supply, nominally 3.3V.	57	-	-	-
VDDA	Power	Power supply for PLL core.	1	44	44	40
VDDIO	Power	Power supply for differential outputs.	25	-	-	-
VDDIO	Power	Power supply for differential outputs.	32	-	-	-
VDDIO	Power	Power supply for differential outputs.	49	-	-	-
VDDIO	Power	Power supply for differential outputs.	56	-	-	-
VDDR	Power	Power supply for differential input clock (receiver). This VDD should be treated as an analog power rail and filtered appropriately. Nominally 3.3V.	8	3	2	5
vOE0#	Input	Active low input for enabling output 0. This pin has an internal pull-down. 1 = disable output, 0 = enable output.	19	11	12	13
vOE1#	Input	Active low input for enabling output 1. This pin has an internal pull-down. 1 = disable output, 0 = enable output.	20	18	18	19
vOE10#	Input	Active low input for enabling output 10. This pin has an internal pull-down. 1 = disable output, 0 = enable output.	61	-	-	-
vOE11#	Input	Active low input for enabling output 11. This pin has an internal pull-down. 1 = disable output, 0 = enable output.	62	-	-	-
vOE2#	Input	Active low input for enabling output 2. This pin has an internal pull-down. 1 = disable output, 0 = enable output.	28	23	23	22
vOE3#	Input	Active low input for enabling output 3. This pin has an internal pull-down. 1 = disable output, 0 = enable output.	29	24	24	28

### Table 1. Pin Descriptions (Cont.)

Name	Туре	Description	9ZXL12x2 Pin No.	9ZXL08x2 Pin No.	9ZXL0853 Pin No.	9ZXL06x2 Pin No.
vOE4#	Input	Active low input for enabling output 4. This pin has an internal pull-down. 1 = disable output, 0 = enable output.	36	30	30	32
vOE5#	Input	Active low input for enabling output 5. This pin has an internal pull-down. 1 = disable output, 0 = enable output.	37	31	31	38
vOE6#	Input	Active low input for enabling output 6. This pin has an internal pull-down. 1 = disable output, 0 = enable output.	44	37	37	-
vOE7#	Input	Active low input for enabling output 7. This pin has an internal pull-down. 1 = disable output, 0 = enable output.	45	41	41	-
vOE8#	Input	Active low input for enabling output 8. This pin has an internal pull-down. 1 = disable output, 0 = enable output.	52	-	-	-
vOE9#	Input	Active low input for enabling output 9. This pin has an internal pull-down. 1 = disable output, 0 = enable output.	53	-	-	-
vSADR0_tri	Input	SMBus address bit. This is a tri-level input that works in conjunction with other SADR pins, if present, to decode SMBus Addresses. It has an internal pull-down resistor. See the <hyperlink>SMBus Addressing table.</hyperlink>	11	-	5	-
vSADR1_tri	Input	SMBus address bit. This is a tri-level input that works in conjunction with other SADR pins, if present, to decode SMBus Addresses. It has an internal pull-down resistor. See the <hyperlink>SMBus Addressing table.</hyperlink>	14	-	8	-
vSMB_WRTLOCK	Input	This pin prevents SMBus writes when asserted. SMBus reads are not affected. This pin has an internal pull-down. 0 = SMBus writes allows, 1 = SMBus writes blocked.	3	46	46	1

### Table 1. Pin Descriptions (Cont.)

## 3. Specifications

## 3.1 Absolute Maximum Ratings

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Supply Voltage <sup>[1][2]</sup>	VDDx	-	-	-	3.9	V
Input Low Voltage <sup>[1]</sup>	V <sub>IL</sub>	-	GND - 0.5	-	-	V
Input High Voltage [1][3]	V <sub>IH</sub>	Except for SMBus interface.	-	-	V <sub>DD</sub> + 0.5	V
Input High Voltage <sup>[1]</sup>	V <sub>IHSMB</sub>	SMBus clock and data pins.	-	-	3.9	V
Storage Temperature <sup>[1]</sup>	Ts	-	-65	-	150	°C
Junction Temperature <sup>[1]</sup>	Tj	-	-	-	125	°C

#### Table 2. Absolute Maximum Ratings

1. Confirmed by design and characterization, not 100% tested in production.

2. Operation under these conditions is neither implied nor guaranteed.

3. Not to exceed 3.9V.

### 3.2 ESD Ratings

ESD Model/Test	Rating	Unit
Human Body Model, Input ESD Protection (Tested per JS-001-2017) <sup>[1]</sup>	2500	V

1. Confirmed by design and characterization, not 100% tested in production.

### 3.3 Thermal Specifications

#### Table 3. Thermal Characteristics [1]

Parameter	Symbol	Conditions	Package	Typical Values	Unit
ParameterSymbolConditionsPackageTy $\theta_{JC}$ Junction to case. $\theta_{Jb}$ Junction to base. $\theta_{Jb}$ Junction to base. $\theta_{JA0}$ Junction to air, still air. $\theta_{JA1}$ Junction to air, 1 m/s air flow. $\theta_{JA3}$ Junction to air, 3 m/s air flow. $\theta_{JA5}$ Junction to air, 5 m/s air flow. $\theta_{Jc}$ Junction to case. $\theta_{Jb}$ Junction to base. $\theta_{Jc}$ Junction to case. $\theta_{Jb}$ Junction to base. $\theta_{Jb}$ Junction to base. $\theta_{Jb}$ Junction to air, still air. $\theta_{JA1}$ Junction to air, 1 m/s air flow. $\theta_{JA1}$ Junction to air, 3 m/s air flow. $\theta_{JA3}$ Junction to air, 3 m/s air flow.	14	°C/W			
	$\theta_{Jb}$	Junction to base.		1	°C/W
9ZXL12 Thermal	$\theta_{JA0}$	Junction to air, still air.	NI C64	28	°C/W
Resistance	$\theta_{JA1}$	Junction to air, 1 m/s air flow.	NLG04 21		°C/W
	$\theta_{JA3}$	Junction to air, 3 m/s air flow.		19	°C/W
	$\theta_{JA5}$	Junction to air, 5 m/s air flow.		18	°C/W
	θ <sub>JC</sub>	Junction to case.		19	°C/W
	$\theta_{Jb}$	Junction to base.		0	°C/W
9ZXL08 Thermal	$\theta_{JA0}$	Junction to air, still air.		30	°C/W
Resistance	$\theta_{JA1}$	Junction to air, 1 m/s air flow.	NDG4823		°C/W
	$\theta_{JA3}$	Junction to air, 3 m/s air flow.		20	°C/W
	$\theta_{JA5}$	Junction to air, 5 m/s air flow.		19	°C/W



Parameter	Symbol	Conditions	Package	Typical Values	Unit
	θ <sub>JC</sub>	Junction to case.		32	°C/W
	$\theta_{Jb}$	Junction to base.		2	°C/W
9ZXL06 Thermal	$\theta_{JA0}$	Junction to air, still air.	NDG40	44	°C/W
Resistance	$\theta_{JA1}$	Junction to air, 1 m/s air flow.			°C/W
	$\theta_{JA3}$ Junction to air, 3 m/s air flow.			33	°C/W
	$\theta_{JA5}$	Junction to air, 5 m/s air flow.		31	°C/W

### Table 3. Thermal Characteristics (Cont.) <sup>[1]</sup>

1. EPAD soldered to ground.



## 3.4 Electrical Specifications

 $T_A = T_{AMB}$ . Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
SMBus Input Low Voltage	V <sub>ILSMB</sub>	-	-	-	0.8	V
SMBus Input High Voltage	V <sub>IHSMB</sub>	-	2.1	-	V <sub>DDSMB</sub>	V
SMBus Output Low Voltage	V <sub>OLSMB</sub>	At I <sub>PULLUP.</sub>	-	-	0.4	V
SMBus Sink Current	I <sub>PULLUP</sub>	At V <sub>OL.</sub>	4	-	-	mA
Nominal Bus Voltage <sup>[1]</sup>	V <sub>DDSMB</sub>	-	2.7	-	3.6	V
SCLK/SDATA Rise Time <sup>[1]</sup>	t <sub>RSMB</sub>	(Max V <sub>IL</sub> - 0.15V) to (Min V <sub>IH</sub> + 0.15V).	-	-	1000	ns
SCLK/SDATA Fall Time <sup>[1]</sup>	t <sub>FSMB</sub>	(Min V <sub>IH</sub> + 0.15V) to (Max V <sub>IL</sub> - 0.15V).	-	-	300	ns
SMBus Operating Frequency <sup>[2]</sup>	f <sub>SMB</sub>	SMBus operating frequency.	-	-	400	kHz

#### **Table 4. SMBus Parameters**

1. Confirmed by design and characterization, not 100% tested in production.

2. The differential input clock must be running for the SMBus to be active.

3. Control input must be monotonic from 20% to 80% of input swing.

4. Time from deassertion until outputs are > 200mV.

5. DIF\_IN input.

#### Table 5. DIF\_IN Clock Input Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Input Crossover Voltage – DIF_IN <sup>[1]</sup>	V <sub>CROSS</sub>	Crossover voltage.	150	-	900	mV
Input Swing – DIF_IN <sup>[1]</sup>	V <sub>SWING</sub>	Differential value.	300	-	-	mV
Input Slew Rate – DIF_IN <sup>[1][2]</sup>	dv/dt	Measured differentially.	0.4	-	8	V/ns
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = V_{DD}$ , $V_{IN} = GND$ .	-5	-	5	μA
Input Duty Cycle [1]	d <sub>tin</sub>	Measurement from differential waveform.	45	-	55	%
Input Jitter – Cycle to Cycle [1]	J <sub>DIFIn</sub>	Differential measurement.	0	-	125	ps

1. Confirmed by design and characterization, not 100% tested in production.

2. Slew rate measured through ±75mV window centered around differential zero.

#### Table 6. Input/Supply/Common Parameters

 $T_{AMB}$  = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Supply Voltage	V <sub>DD</sub> x	Supply voltage for core and analog.	3.135	3.3	3.465	V
Output Supply Voltage [1]	V <sub>DDIO</sub>	Supply voltage for DIF outputs, if present.	0.95	1.05	3.465	V
Ambient Operating	т	Extended Industrial range (T <sub>EXIND</sub> ).	-40	25	105	°C
Temperature <sup>[2]</sup>	I AMB	Industrial range (T <sub>IND</sub> ).	-40	25	85	°C
Input High Voltage	V <sub>IH</sub>	Single-ended inputs, except SMBus, tri-level inputs.	2	-	V <sub>DD</sub> + 0.3	V



#### Table 6. Input/Supply/Common Parameters (Cont.)

T<sub>AMB</sub> = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Input Low Voltage	V <sub>IL</sub>	Single-ended inputs, except SMBus, tri-level inputs.	GND - 0.3	-	0.8	V
Input High Voltage	V <sub>IH</sub>	Tri-level inputs.	2.2	-	V <sub>DD</sub> + 0.3	V
Input Mid Voltage	V <sub>IM</sub>	Tri-level inputs.	1.2	V <sub>DD</sub> /2	1.8	V
Input Low Voltage	V <sub>IL</sub>	Tri-level inputs.	GND - 0.3	-	0.8	V
	I <sub>IN</sub>	Single-ended inputs, $V_{IN}$ = GND, $V_{IN}$ = $V_{DD}$ .	-5	-	5	μA
Input Current	I <sub>INP</sub>	Single-ended inputs. V <sub>IN</sub> = 0 V; inputs with internal pull-up resistors. V <sub>IN</sub> = V <sub>DD</sub> ; inputs with internal pull-down resistors.	-50	-	50	μA
	F <sub>ibyp</sub>	V <sub>DD</sub> = 3.3V, Bypass Mode.	1	-	400	MHz
Input Frequency	F <sub>ipll</sub>	V <sub>DD</sub> = 3.3V, 100MHz PLL Mode.	98.5	100.00	102.5	MHz
	F <sub>ipll</sub>	V <sub>DD</sub> = 3.3V, 133.33MHz PLL Mode. <sup>[3]</sup>	132	133.33	135	MHz
ppm Error Contribution	ppm	ppm error contributed to input clock.		0	1	ppm
Pin Inductance <sup>[4]</sup>	L <sub>pin</sub>		-	-	7	nH
	C <sub>IN</sub>	Logic inputs, except DIF_IN. <sup>[4]</sup>	1.5	-	5	pF
Capacitance	C <sub>INDIF_IN</sub>	DIF_IN differential clock inputs. <sup>[4][5]</sup>	1.5	-	2.7	pF
	C <sub>OUT</sub>	Output pin capacitance. <sup>[4]</sup>	-	-	6	pF
Clk Stabilization	T <sub>STAB</sub>	From V <sub>DD</sub> power-up and after input clock stabilization or deassertion of PD# to 1st clock. <sup>[4][6]</sup>	-	1	1.8	ms
Input SS Modulation Frequency PCIe	f <sub>MODINPCIe</sub>	Allowable frequency for PCIe applications (Triangular modulation).	30	-	33	kHz
OE# Latency <sup>[4][6][7]</sup> t <sub>LATOE#</sub> DIF start after OE# assertion. DIF stop after OE# deassertion.			4	5	10	cloc ks
Tdrive_PD# <sup>[4][7]</sup>	Tdrive_PD# <sup>[4][7]</sup> t <sub>DRVPD</sub> DIF output enable after PD# deassertion.       Tfall <sup>[6]</sup> t <sub>F</sub> Fall time of control inputs.		-	-	N/A	μs
Tfall <sup>[6]</sup>			-	-	5	ns
Trise <sup>[6]</sup>	t <sub>R</sub>	Rise time of control inputs.	-	-	5	ns

1. 9ZXL12x2 only.

2. Not all devices are available in this temperature range. See Ordering Informationfor details.

- 3. 9ZXL12x2 and 9ZXL08x2 only.
- 4. Confirmed by design and characterization, not 100% tested in production.
- 5. DIF\_IN input.
- 6. Control input must be monotonic from 20% to 80% of input swing.
- This spec only applies to current-mode HCSL outputs and is defined as the time from PD# deassertion until outputs are > 200mV. The limit is 300µsec. LP-HCSL stay parked low/low until enabled and then drive differentially within 10 clock cycles which is < 300µsec.</li>

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
	I <sub>DDA</sub>	V <sub>DDA</sub> , PLL Mode at 100MHz. <sup>[1]</sup>	-	38	46	mA
Operating Supply		V <sub>DDA</sub> , Fanout Buffer Mode at 100MHz. <sup>[1]</sup>	-	4	5	mA
Current	I <sub>DD</sub>	All other V <sub>DD</sub> pins.	-	25	34	mA
	I <sub>DDOIO</sub>	V <sub>DDIO</sub> for LP-HCSL outputs, if applicable.	-	90	107	mA
Power Down	I <sub>DDAPD</sub>	V <sub>DDA</sub> , CKPWRGD_PD# = 0. <sup>[1]</sup>	-	3	4	mA
Current	I <sub>DDPD</sub>	All other $V_{DD}$ pins, CKPWRGD_PD# = 0.	-	1	2	mA

#### Table 7. Current Consumption – 9ZXL12

1. Includes V<sub>DDR</sub>.

#### Table 8. Current Consumption – 9ZXL08

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
	I <sub>DDA</sub>	V <sub>DDA</sub> , PLL Mode at 100MHz. <sup>[1]</sup>	-	37	45	mA
Operating Supply Current		V <sub>DDA</sub> , Fanout Buffer Mode at 100MHz. <sup>[1]</sup>	-	4	5	mA
	I <sub>DD</sub>	All other V <sub>DD</sub> pins at 100MHz.	-	60	68	mA
Power Down	I <sub>DDAPD</sub>	V <sub>DDA</sub> , CKPWRGD_PD# = 0. <sup>[1]</sup>	-	3	4	mA
Current	I <sub>DDPD</sub>	All other $V_{DD}$ pins, CKPWRGD_PD# = 0.	-	1	2	mA

1. Includes V<sub>DDR</sub>.

#### Table 9. Current Consumption – 9ZXL06

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
	I <sub>DDA</sub>	V <sub>DDA</sub> , PLL Mode at 100MHz. <sup>[1]</sup>	-	37	45	mA
Operating Supply Current		V <sub>DDA</sub> , Fanout Buffer Mode at 100MHz. <sup>[1]</sup>	-	4	5	mA
	I <sub>DD</sub>	All other V <sub>DD</sub> pins at 100MHz.	-	42	50	mA
Power Down Current	I <sub>DDAPD</sub>	V <sub>DDA</sub> , CKPWRGD_PD# = 0. <sup>[1]</sup>	-	3	4	mA
	I <sub>DDPD</sub>	All other $V_{DD}$ pins, CKPWRGD_PD# = 0.	-	1	2	mA

1. Includes V<sub>DDR</sub>.



#### Table 10. Skew and Differential Jitter Parameters

T<sub>AMB</sub> = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
CLK_IN, DIF[x:0] [1][2][3][4][5]	t <sub>SPO_PLL</sub>	Input-to-output skew in PLL Mode at 100MHz, nominal temperature and voltage.	-100	-	100	ps
CLK_IN, DIF[x:0] [1][2][4][5][6]	t <sub>PD_BYP</sub>	Input-to-output skew in Bypass Mode at 100MHz, nominal temperature and voltage.	2	2.6	3	ns
CLK_IN, DIF[x:0] [1][2][4][5][6]	t <sub>DSPO_PLL</sub>	Input-to-output skew variation in PLL Mode at 100MHz, across voltage and temperature.	-50	-	50	ps
CLK IN, DIF[x:0]	tagaa aya	Input-to-output skew variation in Bypass Mode at 100MHz, across voltage and temperature, T <sub>AMB</sub> = 0C to +70°C. <sup>[1][2][4][5][6]</sup>	-250	-	250	ps
CEK_IN, DIF[X.0]	t <sub>DSPO_BYP</sub>	Input-to-output skew variation in Bypass mode at 100MHz, across voltage and temperature, T <sub>AMB</sub> = -40°C to +85°C. <sup>[1][2][4][5][6]</sup>	-350	-	350	ps
CLK_IN, DIF[x:0] [1][2][4][5][6]	t <sub>DTE</sub>	Random Differential Tracking error between two 9ZX devices in Hi BW Mode at the same temperature and voltage (SSC Off).	-	-	5	ps (rms)
CLK_IN, DIF[x:0] [1][2][4][5][6]	t <sub>DSSTE</sub>	Random Differential Spread Spectrum Tracking error between two 9ZX devices in Hi BW Mode at the same temperature and voltage (-0.5% SSC).	-	-	50	ps
DIF[x:0] <sup>[1][2][5][6]</sup>	t <sub>SKEW_ALL</sub>	Output-to-output skew across all outputs, common to PLL and Bypass Mode, at 100MHz.	-	-	50	ps
PLL Jitter Peaking	j <sub>peak-hibw</sub>	LOBW#_BYPASS_HIBW = 1. <sup>[5][7]</sup>	0	1.3	2.5	dB
PLL Jitter Peaking	j <sub>peak-lobw</sub>	LOBW#_BYPASS_HIBW = 0. <sup>[5][7]</sup>	0	1.3	2	dB
PLL Bandwidth	pll <sub>HIBW</sub>	LOBW#_BYPASS_HIBW = 1. <sup>[5][8]</sup>	2	2.6	4	MHz
PLL Bandwidth	pll <sub>LOBW</sub>	LOBW#_BYPASS_HIBW = 0. <sup>[5][8]</sup>	0.7	1.0	1.4	MHz
Duty Cycle	t <sub>DC</sub>	Measured differentially, PLL Mode. <sup>[1]</sup>	45	50	55	%
Duty Cycle Distortion	t <sub>DCD</sub>	Measured differentially, Bypass Mode at 100MHz. <sup>[1][9]</sup>	-1	0	1	%
		PLL Mode. <sup>[1][10]</sup>	-	20	50	ps
Jitter, Cycle to Cycle	t <sub>jcyc-cyc</sub>	Additive jitter in Bypass Mode. <sup>[1][10]</sup>	-	0.1	5	ps

1. Measured into fixed 2pF load cap. Input-to-output skew is measured at the first output edge following the corresponding input.

2. Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

3. This parameter is deterministic for a given device.

4. Measured with scope averaging on to find mean value.

5. Confirmed by design and characterization, not 100% tested in production.

6. All Bypass Mode input-to-output specs refer to the timing between an input edge and the specific output edge created by it.

7. Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

8. Measured at 3db down or half power point.

9. Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in Bypass Mode.

10. Measured from differential waveform.



#### Table 11. LP-HCSL Outputs

 $T_{AMB}$  = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Specification Limits	Unit
Slew Rate [1][2][3]	dV/dt	Scope averaging on.	2	3.1	4.3	1–4.5	V/ns
Slew Rate Matching [1][4][5]	∆dV/dt	Single-ended measurement.	-	7.1	20	20	%
Maximum Voltage <sup>[5][6]</sup>	Vmax	signal using absolute value	700	787	850	150	
Minimum Voltage <sup>[5][6]</sup>	Vmin		-150	-44	150	-300	mV
Crossing Voltage (abs) [1][5][7]	Vcross_abs	Scope averaging off.	300	369	450	250–550	mV
Crossing Voltage (var) [1][5][8]	Δ-Vcross	Scope averaging off.	-	19	50	140	mV

1. Confirmed by design and characterization, not 100% tested in production

2. Measured from differential waveform.

3. Slew rate is measured through the Vswing voltage range centered around differential 0 V. This results in a ±150mV window around differential 0V.

- 4. Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a ±75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.
- 5. At default SMBus settings.
- 6. Includes previously separate values of +300mV overshoot and -300mV of undershoot.
- 7. Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).
- 8. The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting  $\Delta$ -Vcross to be smaller than Vcross absolute.

#### Table 12. PCIe Phase Jitter Parameters

T<sub>AMB</sub> = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limits	Unit
	t <sub>jphPCleG1-CC</sub>	PCIe Gen 1 (2.5 GT/s) <sup>[1][2]</sup>	-	2.30	5.46	86	ps (p-p)
PCIe Phase Jitter, Low	+	PCIe Gen 2 Hi Band (5.0 GT/s) [1][2]	-	0.08	0.13	3	
Bandwidth ZDB Mode	<sup>I</sup> jphPCIeG2-CC	PCIe Gen 2 Lo Band (5.0 GT/s) [1][2]	-	0.07	0.12	3.1	
(Common Clocked Architecture)	t <sub>jphPCIeG3-CC</sub>	PCle Gen 3 (8.0 GT/s) [1][2]	-	0.042	0.068	1	ps (RMS)
	t <sub>jphPCIeG4-CC</sub>	PCIe Gen 4 (16.0 GT/s) <sup>[1][2][3][4]</sup>	-	0.042	0.068	0.5	(
	t <sub>jphPCIeG5-CC</sub>	PCIe Gen 5 (32.0 GT/s) <sup>[1][2][3][5][6]</sup>	-	0.016	0.024	0.15	
	t <sub>jphPCleG2-SRIS</sub>	PCIe Gen 2 (5.0 GT/s) [1][2][7]	-	0.78	1.35		
PCIe Phase Jitter, Low Bandwidth ZDB Mode (SRIS Architecture)	t <sub>jphPCleG3-SRIS</sub>	PCIe Gen 3 (8.0 GT/s) [1][2][7]	-	0.303	0.504	N/A	ps
	t <sub>jphPCleG4-SRIS</sub>	PCIe Gen 4 (16.0 GT/s) <sup>[1][2][7]</sup>	-	0.193	0.288	IN/A	(RMS)
	t <sub>jphPCleG5-SRIS</sub>	PCle Gen 5 (32.0 GT/s) [1][2][7]	-	0.078	0.122		



#### Table 12. PCIe Phase Jitter Parameters (Cont.)

T <sub>AMB</sub> = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for
loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limits	Unit
	t <sub>jphPCleG1-CC</sub>	PCle Gen 1 (2.5 GT/s) <sup>[1][2]</sup>	-	4.26	7.03	86	ps (p-p)
PCIe Phase Jitter, High	+	PCle Gen 2 Hi Band (5.0 GT/s) [1][2]	-	0.15	0.25	3	
Bandwidth ZDB Mode	<sup>t</sup> jphPCIeG2-CC	PCle Gen 2 Lo Band (5.0 GT/s) <sup>[1][2]</sup>	-	0.08	0.12	3.1	
(Common Clocked Architecture)	t <sub>jphPCIeG3-CC</sub>	PCle Gen 3 (8.0 GT/s) [1][2]	-	0.076	0.126	1	ps (RMS)
	t <sub>jphPCIeG4-CC</sub>	PCle Gen 4 (16.0 GT/s) <sup>[1][2][3][4]</sup>	-	0.076	0.126	0.5	· /
	t <sub>jphPCIeG5-CC</sub>	PCle Gen 5 (32.0 GT/s) [1][2][3][5][6]	-	0.026	0.041	0.15	
	t <sub>jphPCleG2-SRIS</sub>	PCle Gen 2 (5.0 GT/s) <sup>[1][2][7]</sup>	-	0.819	1.331		
PCIe Phase Jitter, High Bandwidth ZDB Mode (SRIS Architecture)	t <sub>jphPCleG3-SRIS</sub>	PCle Gen 3 (8.0 GT/s) [1][2][7]	-	0.312	0.480	N/A	ps
	t <sub>jphPCleG4-SRIS</sub>	PCle Gen 4 (16.0 GT/s) [1][2][7]	-	0.217	0.284	IN/A	(RMS)
	t <sub>jphPCleG5-SRIS</sub>	PCle Gen 5 (32.0 GT/s) <sup>[1][2][7]</sup>	-	0.084	0.118		

 The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all results.

- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83. In the case where real-time oscilloscope and PNA measurements have both been done and produce different results, the RTO result must be used.
- 3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. This specification also applied to UPI data rates > 20Gb/s.
- 7. The PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, however, it does not provide specification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be twice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by √2. An additional consideration is the value for which to divide by √2. The conservative approach is to divide the ref clock jitter limit, and the case can be made for dividing the channel simulation values by √2, if the ref clock is close to the Tx clock input. An example for Gen4 is as follows. A "rule-of-thumb" SRIS limit would be either 0.5ps RMS/√2 = 0.35ps RMS if the clock chip is far from the clock input, or 0.7ps RMS/√2 = 0.5ps RMS if the clock chip is near the clock input.



#### Table 13. Additive PCIe Phase Jitter for Fanout Buffer Mode

T<sub>AMB</sub> = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limits	Unit
	t <sub>jphPCleG1-CC</sub>	PCIe Gen1 (2.5 GT/s) [1][2]	-	0.9	1.4	86	ps (p-p)
	t <sub>jph</sub> PCleG2-CC	PCIe Gen2 Hi Band (5.0 GT/s) [1][2]	-	0.06	0.13	3	ps (RMS)
Additive PCle Phase Jitter, Fanout Buffer Mode <sup>[8]</sup>		PCIe Gen2 Lo Band (5.0 GT/s) [1][2]	-	0.04	0.07	3.1	ps (RMS)
(Common Clocked	t <sub>jphPCleG3-CC</sub>	PCIe Gen3 (8.0 GT/s) <sup>[1][2]</sup>	-	0.040	0.068	1	ps (RMS)
Architecture)	t <sub>jphPCleG4-CC</sub>	PCIe Gen4 (16.0 GT/s) [1][2][3][4]	-	0.040	0.068	0.5	ps (RMS)
	t <sub>jphPCleG5-CC</sub>	PCIe Gen5 (32.0 GT/s) [1][2][3][5][6]	-	0.016	0.028	0.15	ps (RMS)
	t <sub>jphPCleG2-SRIS</sub>	PCIe Gen2 (5.0 GT/s) [1][2][7]	-	0.100	0.151		ps (RMS)
(SRIS Architecture)	t <sub>jphPCleG3-SRIS</sub>	PCIe Gen3 (8.0 GT/s) <sup>[1][2][7]</sup>	-	0.026	0.040	N/A	ps (RMS)
	t <sub>jphPCleG4-SRIS</sub>	PCIe Gen4 (16.0 GT/s) [1][2][7]	-	0.027	0.042	11/7	ps (RMS)
	t <sub>jphPCIeG5-SRIS</sub>	PCIe Gen5 (32.0 GT/s) [1][2][7]	-	0.024	0.041		ps (RMS)

1. The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads section of the data sheet for the exact measurement setup. The total Ref Clk jitter limits for each data rate are listed for convenience. The worst case results for each data rate are summarized in this table. Equipment noise is removed from all results.

- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83. In the case where real-time oscilloscope and PNA measurements have both been done and produce different results, the RTO result must be used.
- 3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. This specification also applied to UPI data rates > 20Gb/s.
- 7. The PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, however, it does not provide specification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be twice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by √2. An additional consideration is the value for which to divide by √2. The conservative approach is to divide the ref clock jitter limit, and the case can be made for dividing the channel simulation values by √2, if the ref clock is close to the Tx clock input. An example for Gen4 is as follows. A "rule-of-thumb" SRIS limit would be either 0.5ps RMS/√2 = 0.35ps RMS if the clock chip is far from the clock input, or 0.7ps RMS/√2 = 0.5ps RMS if the clock chip is near the clock input.
- 8. Additive jitter for RMS values is calculated by solving for "b" where  $b = \sqrt{(c^2 a^2)}$  and "a" is rms input jitter and "c" is rms output jitter.



#### Table 14. Filtered Phase Jitter Parameters – QPI/UPI, IF-UPI and DB2000Q

T<sub>AMB</sub> = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Specification Limits	Unit
	t <sub>jphIF-UPI</sub>	IF-UPI, Lo-BW ZDB Mode <sup>[1][2][3]</sup>	-	0.10	0.13	1	ps (RMS)
Additive Phase Jitter,		IF-UPI, Hi-BW ZDB Mode <sup>[1][2][3]</sup>	-	0.17	0.20	1	ps (RMS)
Fanout Mode		IF-UPI, Fanout Mode <sup>[1][2][3]</sup>	-	0.06	0.07	1	ps (RMS)
	t <sub>jphDB2000Q</sub>	DB2000Q, Fanout Mode <sup>[1][4]</sup>	-	22	25	80	fs (RMS)

 Applies to all differential outputs, guaranteed by design and characterization. See Test Loads for measurement setup details. Legacy QPI and UPI specifications (100MHz or 133.33MHz clocking with data rates of 4.8Gb/s to 11.4Gb/s are automatically met in all operating modes when the PCI Gen5 CC requirements are met. See Table 12 and Table 13.

2. For RMS values, additive jitter is calculated by solving for "b" where  $b = \sqrt{(c^2 - a^2)}$ , "a" is rms input jitter and "c" is rms total jitter.

3. Calculated from phase noise analyzer with Intel-specified brick-wall filter applied. This is an additive jitter specification regardless of buffer operating mode. The enhanced 9ZXL devices meet this specification in all operating modes.

4. Calculated from Intel-supplied clock jitter tool.

#### Table 15. Phase Jitter Parameters – 12kHz to 20MHz

T<sub>AMB</sub> = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Specification Limits	Unit
12kHz–20MHz Additive Phase Jitter, Fanout Buffer Mode [1][2][3]	t <sub>jph12k-20MFOB</sub>	Fanout Buffer Mode, SSC OFF, 100MHz	-	102	125	N/A	fs (RMS)

1. Applies to all differential outputs, guaranteed by design and characterization. See Test Loadsfor measurement setup details.

2. 12kHz to 20MHz brick wall filter.

3. For RMS values, additive jitter is calculated by solving for "b" where  $b = \sqrt{(c^2 - a^2)}$ , "a" is rms input jitter and "c" is rms total jitter.



## 4. Power Management

CKPWRGD_PD#	DIF_IN	SMBus EN bit	OE[x]# Pin	DIF[x]	PLL State (in ZDB Mode)
0	Х	х	Х	Low/Low	OFF
		0	0	Low/Low	ON
1 Dumaian	Bunning	0	1	Low/Low	ON
I	Running	1	0	Running	ON
		1	1	Low/Low	ON

Table 16. Power Management

#### Table 17. Frequency Selection (PLL Mode)

100M_133M#	DIF_IN MHz	DIF[x]
1	100.00	DIF_IN
0	133.33	DIF_IN

Note: 9ZXL12xx and 9ZXL08xx only. 9ZXL06xx is 100MHz only.

#### Table 18. PLL Operating Mode

HiBW_BypM_LoBW#	Mode	PLL
Low	PLL Lo BW	Running
Mid	Bypass	Off
High	PLL Hi BW	Running

Note: See SMBus Byte 0, bits 7 and 6 for additional information.

## 5. Test Loads



Figure 5. Test Load for AC/DC Measurements

Clock Source	Device Under Test (DUT)	Rs (Ω)	Differential Zo (Ω)	L (cm)	C <sub>L</sub> (pF)	Parameters Measured
SMA100B	9ZXLxx3x	27 External	85	25.4	2	AC/DC parameters
SMA100B	9ZXLxx5x	Internal	85	25.4	2	AC/DC parameters

#### Table 19. Parameters for AC/DC Measurements





Figure 6. Test Load for Phase Jitter Measurements using Phase Noise Analyzer

Table 20. Parameters for Phase	Jitter Measurements using	Phase Noise Analyzer
--------------------------------	---------------------------	----------------------

Clock Source	Device Under Test (DUT)	Rs (Ω)	Differential Zo $(\Omega)$	L (cm)	C <sub>L</sub> (pF)	Notes	Parameters Measured
SMA100B	9ZXLxx3x	27 External	85	25.4		Fanout Mode	
9FGV1006	9ZXLxx3x	27 External	85	25.4		ZDB Mode	PCIe, IF-UPI,
SMA100B	9ZXLxx5x	Internal	85	25.4	N/A	Fanout Mode	DB2000Q
9FGV1006 or 9SQ440	9ZXLxx5x	Internal	85	25.4		ZDB Mode	



Figure 7. Test Load for Phase Jitter Measurements using Oscilloscope

Table 21. Parameters for Phase Jitter Measurements using Oscilloscope
---

Clock Source	Device Under Test (DUT)	Rs (Ω)	Differential Zo (Ω)	L (cm)	C <sub>L</sub> (pF)	Notes	Parameters Measured
SMA100B	9ZXLxx3x	27 External	85	25.4		Fanout Mode	
9FGV1006	9ZXLxx3x	27 External	85	25.4		ZDB Mode	
SMA100B	9ZXLxx5x	Internal	85	25.4	N/A	Fanout Mode	QPI/UPI
9FGV1006 or 9SQ440	9ZXLxx5x	Internal	85	25.4		ZDB Mode	



## 6. General SMBus Serial Interface Information

### 6.1 How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- Controller (host) sends the byte count = X
- Renesas clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- Renesas clock will acknowledge each byte one at a time
- Controller (host) sends a stop bit

	Index Blog	k W	rite Operation
Contro	oller (Host)		Renesas (Slave/Receiver)
Т	starT bit		
Slave	e Address		
WR	WRite		
			ACK
Beginni	ing Byte = N		
			ACK
Data By	te Count = X	1	
		1	ACK
Beginr	ning Byte N		
			ACK
0		$\sim$	
0		X Byte	0
0		ē	0
		] [	0
Byte	N + X - 1	] [	
			ACK
Р	stoP bit	] [	

### 6.2 How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- Renesas clock will acknowledge
- Renesas clock will send the data byte count = X
- Renesas clock sends Byte N+X-1
- Renesas clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Index Block Read Operation							
Controller (Host)			Renesas				
Т	starT bit						
	Slave Address						
WR	WRite						
			ACK				
Be	eginning Byte = N						
			ACK				
RT	Repeat starT						
	Slave Address						
RD	ReaD						
			ACK				
			Data Byte Count = X				
	ACK						
			Beginning Byte N				
	ACK						
			0				
0		X Byte	0				
0		×	0				
0							
			Byte N + X - 1				
Ν	Not acknowledge						
Р	stoP bit						



F	Pin	SMBus Address				
SADR1_tri	SADR0_tri	9ZXL12x2 9ZXL0853	9ZXL08x2	9ZXL06x2		
0	0	D8	D8	D8		
0	М	DA	-	-		
0	1	DE	-	-		
М	0	C2	-	-		
М	М	C4	-	-		
М	1	C6	-	-		
1	0	CA	-	-		
1	М	CC	-	-		
1	1	CE	-	-		

#### Table 22. SMBus Addressing

Note: 9ZXL08x2 and 9ZXL06x2 do not have SMBus address select pins. Their address is D8.

Byte 0	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	PLL Operating Mode Readback 1	PLL Operating Mode Readback 0			Enable software control of PLL BW	PLLOperating Mode 1	PLL Operating Mode 0	Frequency Select Readback
Туре	R	R			RW	RW	RW	R
0	00 = Low BW ZDB Mode	01 = Bypass (Fanout Buffer)	Reserved	Reserved	HW Latch	00 = Low BW ZDB Mode	01 = Bypass (Fanout Buffer)	133MHz
1	10 = Reserved	11 = High BW ZDB Mode			SMBus Control	10 = Reserved	11 = High BW ZDB Mode	100MHz
Name	PLL Rdbk[1]	PLL Rdbk[0]			PLL_SW_EN	PLL Mode[1]	PLL Mode[0]	100M_133M#
Default	Latch	Latch	0	0	0	1	1	Latch

Note: Setting bit 3 to '1' allows the user to override the latch value from pin 5 via use of bits 2 and 1. A warm system reset is required if the user changes these bits. Bit 0 defaults to 1 on the 9ZXL06x2 devices.



Byte 1	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Control Function		Output Enable								
Туре				R	W					
0				Low	/Low					
1				OE# Pin	Control					
9ZXL12xx Name	DIF7_en	DIF6_en	DIF5_en	DIF4_en	DIF3_en	DIF2_en	DIF1_en	DIF0_en		
9ZXL12xx Default	1	1	1	1	1	1	1	1		
9ZXL08xx Name	DIF5_en	DIF4_en	DIF3_en	DIF2_en	Reserved	DIF1_en	DIF0_en	Reserved		
9ZXL08xx Default	1	1	1	1	0	1	1	0		
9ZXL06xx Name	Reserved	DIF3_en	DIF2_en	Reserved	Reserved	DIF1_en	DIF0_en	Reserved		
9ZXL06xx Default	0	1	1	0	0	1	1	0		

#### Table 24. Byte 1: Output Control Register 1

#### Table 25. Byte 2: Output Control Register 2

Byte 2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Control Function		Output _enable								
Туре				R	W					
0				Low	/Low					
1				OE# Pir	Control					
9ZXL12xx Name	Reserved	Reserved	Reserved	Reserved	DIF11_en	DIF10_en	DIF9_en	DIF8_en		
9ZXL12xx Default	0	0	0	0	1	1	1	1		
9ZXL08xx Name	Reserved	Reserved	Reserved	Reserved	Reserved	DIF7_en	Reserved	DIF6_en		
9ZXL08xx Default	0	0	0	0	0	1	0	1		
9ZXL06xx Name	Reserved	Reserved	Reserved	Reserved	Reserved	DIF5_en	DIF4_en	Reserved		
9ZXL06xx Default	0	0	0	0	0	1	1	0		

Bytes 3 and 4 are Reserved



Byte 5	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Control Function		Revis	ion ID		Vendor ID				
Туре	R	R	R	R	R	R	R	R	
0		E rev :	- 0010		IDT/Renesas = 0001				
1	E rev = 0010				ID Mitellesas – 0001				
Name	RID3	RID2	RID1	RID0	VID3	VID2	VID1	VID0	
Default	0	1	0	0	0	0	0	1	

#### Table 26. Byte 5: Revision and Vendor ID Register

#### Table 27. Byte 6: Device ID Register

Byte 6	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Control Function		N/A								
Туре	R	R	R	R	R	R	R	R		
0				Devi						
1				Devic						
Name	DevID 7	DevID 6	DevID 5	DevID 4	DevID 3	DevID 2	DevID 1	DevID 0		
9ZXL1232E			L	0h	E8	L				
9ZXL1252E				0h	F8					
9ZXL0832E				0h	E6					
9ZXL0852E		01.50								
9ZXL0853E	0hF6									
9ZXL0632E		0hE4								
9ZXL0652E				0h	F4					

#### Table 28. Byte 7: Byte Count Register

Byte 7	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Control Function				Writing to this register configures how many bytes will be read back on a block read.						
Туре	_	l		RW	RW	RW	RW	RW		
0	Reserved	Reserved	Reserved	Default value is 8.						
Name				BC4	BC3	BC2	BC1	BC0		
Default	0	0	0	0	1	0	0	0		



## 7. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website (see Ordering Information for POD links). The package information is the most current data available and is subject to change without revision of this document.

## 8. Marking Diagrams

### 8.1 9ZXL06x2E





#### 8.2 9ZXL08xxE



#### 8.3 9ZXL12x2E



- Lines 1 and 2: truncated part number
- Line 3: "YYWW" is the last two digits of the year and the work week the part was assembled.
- Line 4: "COO" denotes country of origin.
- Line 5: "LOT" denotes the lot number.

- Lines 1 and 2: truncated part number
- Line 3: "LOT" denotes the lot number.
- · Line 4: "COO" denotes country of origin; "YYWW" is the last two digits of the year and the work week the part was assembled.



## 9. Ordering Information

Number of Clock Outputs	Output Impedance	Part Number	Temperature Range	Package	Part Number Suffix and Shipping Method	
	33Ω	9ZXL0632EKILF				
6	5512	9ZXL0632EKILFT	-40° to +85°C	5 × 5 × 0.4 mm		
0	85Ω	9ZXL0652EKILF	-40 10 +03 C	40-VFQFPN		
	850	9ZXL0652EKILFT				
	33Ω	9ZXL0832EKILF		6 × 6 × 0.4 mm 48-VFQFPN		
		9ZXL0832EKILFT	-40° to +85°C		None = Trays	
8	85Ω	9ZXL0852EKILF				
0		9ZXL0852EKILFT			"T" = Tape and Reel, Pin 1 Orientation: EIA-481C	
	85Ω	9ZXL0853EKILF			(see <hyperlink>Table 30 for more details)</hyperlink>	
		9ZXL0853EKILFT				
12	33Ω	9ZXL1232EKILF				
	3312	9ZXL1232EKILFT	40° to +85°C	9 × 9 × 0.5 mm		
12	85Ω	9ZXL1252EKILF		64-VFQFPN		
	0012	9ZXL1252EKILFT				

#### Table 29. Ordering Information

"E" is the device revision designator (will not correlate with the datasheet revision).

"LF" denotes Pb-free configuration, RoHS compliant.

#### Table 30. Pin 1 Orientation in Tape and Reel Packaging

Part Number Suffix	Pin 1 Orientation	Illustration
т	Quadrant 1 (EIA-481-C)	Correct Pin 1 ORIENTATION CARRIER TAPE TOPSIDE (Round Sprocket Holes) CONTRACTOR OF FEED



## 10. Revision History

Revision	Date	Description
1.02	Dec 22, 2022	<ul> <li>Minor updates to electrical tables and minor formatting fixes.</li> <li>Removed legacy QPI/UPI data since meeting that specification is guaranteed by meeting the PCIe Gen5 specifications.</li> <li>Reformatted datasheet to the latest template.</li> </ul>
-	Aug 25, 2020	Updated PCIe Gen5 CC, DB2000Q, and QPI/UPI specifications in Key Specifications section on front page.
-	May 21, 2020	Initial release.



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.

### **Package Outline Drawing**

RENESAS

PSC-4292-02 NDG40P2 40-VFQFPN 5.0 x 5.0 x 0.9 mm Body, 0.4 mm Pitch Rev.03, May 20, 2025





### **Package Outline Drawing**

Package Code:NDG48P2 48-VFQFPN 6.0 x 6.0 x 0.9 mm Body, 0.4mm Pitch PSC-4212-02, Revision: 04, Date Created: Sep 28, 2022



<sup>©</sup> Renesas Electronics Corporation



### **Package Outline Drawing**

Package Code: NLG64P2 64-VFQFPN 9.0 x 9.0 x 0.9 mm Body, 0.50mm Pitch PSC-4147-02, Revision: 03, Date Created: Jun 23, 2022



<sup>©</sup> Renesas Electronics Corporation